Intel details 22nm trigate SoC process at IEDM

By Dick James
After launching their 22nm tri-gate high-performance logic product back in the spring, Intel have been promising to show off their SoC derivative, and yesterday was the day at the 2012 IEEE International Electron Devices Meeting . [1]

As you can see from Table 1, we now have six transistor options; the high-voltage transistors use a thicker gate dielectric stack (Fig. 1 ), and the gate pitch and gate lengths have been tuned to suit the end purpose, and of course there is some (unspecified) source/drain engineering.



Intel 22nm SoC transistor options [1]



Fig. 1: TEM linear- and cross-sections of, and tilted SEM of,
logic (top) and high-voltage (bottom) transistors
[1]


If I read the paper correctly, the SoC process can incorporate up to twelve metal layers, with up to six 1× layers, and an extra 3× level, but only one 4× level Fig. 2 ). When it comes to the passives, the same MIMCAP layer is used as we saw in the CPU together with similar finger capacitors to the 32nm SoC; inductors are also formed in the 6μm thick top metal; and there are precision resistors available.


Fig. 2: Interconnect stacks for CPU (left) and SoC processes [1]


A bunch of SRAM cells are offered, both six- and eight-transistor varieties, with the 6T cells ranging from the minimal 0.092 to 0.13 μm2 . These show the quantization of the transistor size quite nicely -- if you look closely at Fig. 3 , you can see that the number of fins used for each transistor increases with the size of cell, with the exception of the T3 and T4 PMOS pull-up devices, which only have one fin.


Fig. 3: Intel's 6T SRAM options in their SoC technology, including
high density / low leakage (HDC), low voltage (LVC), and high performance (HPC)
[1]


Overall Intel claims a 100-200 mV reduction in Vt for all transistor types, leading to a ~40% reduction in dynamic power.

Intel is trying to catch their SoC schedule up with the CPU launches, so we will likely see 22nm SoC chips next year, and the 14nm CPU and SOC processes should be launched in parallel, theoretically by the end of 2013.

[1] C-H Jan, IEDM 2012 pp. 44-47

DickJames100x100

DICK JAMES is a 40-year veteran of the semiconductor industry and the senior technology analyst for Chipworks, an Ottawa, Canada-based specialty reverse engineering company. Chipworks analyses a broad range of devices, giving Dick a unique overview of what technologies make it into the real world of semiconductor production.

Previous Posts

Economy Threatens Semi Growth, not Technology – so Say Fab Engineers at ASMC

Thu Jun 06 15:07:00 CDT 2013

Intel Foundries MEMS for Fuel Cell Start-up Nectar

Wed Jan 30 14:40:00 CST 2013

IBM surprises with 22nm details at IEDM

Wed Dec 12 04:00:00 CST 2012

Intel details 22nm trigate SoC process at IEDM

Tue Dec 11 12:23:00 CST 2012

GlobalFoundries takes on Intel with 14nm finFET “eXtreme Mobility” process

Tue Oct 02 16:22:00 CDT 2012

The Elephant Has Left the Room – 450 mm is a Go!

Tue Jul 10 09:35:00 CDT 2012

Sony’s PS Vita Uses Chip-on-Chip SiP – 3D, but not 3D

Fri Jul 06 09:34:00 CDT 2012

Intel’s 22-nm Trigate Transistors Exposed

Tue Apr 24 11:39:00 CDT 2012

Intel to Present on 22-nm Tri-gate Technology at VLSI Symposium

Thu Apr 12 12:21:00 CDT 2012

Dialog Semi Gets the Girls for Apple

Mon Apr 02 16:00:00 CDT 2012

Semicon China – SMIC Shows off 28-nm HKMG Development

Tue Mar 20 09:09:00 CDT 2012

GloFo’s FinFETS are Better than Intel's! Musings from CPTF

Sun Mar 18 09:58:00 CDT 2012

GlobalFoundries' Ajit Manocha Visits CES

Tue Jan 17 12:41:00 CST 2012

Intel Press Briefing and Keynote at CES 2012

Fri Jan 13 14:17:00 CST 2012

TI Debuts 28-nm OMAP 5 Processor at CES

Wed Jan 11 15:12:00 CST 2012

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS