<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
<channel>
<title><![CDATA[RSS for Etching]]></title>
<description><![CDATA[Etching news and technical articles from Solid State Technology Magazine. Search Etching latest and archived news and articles]]></description>
<link><![CDATA[http://www.electroiq.com/topics/]]></link>
<atom:link xmlns:atom="http://www.w3.org/2005/Atom" type="application/rss+xml" rel="self" href="http://www.electroiq.com/topics/urss?pageid=488750"/>
<item>
<title><![CDATA[Displaybank releases new industry analysis of glass slimming market]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/06/displaybank-releases-new-industry-analysis-of-glass-slimming-market.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/06/displaybank-releases-new-industry-analysis-of-glass-slimming-market.html</guid>
<pubDate><![CDATA[Tue, 18 Jun 2013 11:34:00 EDT]]></pubDate>
<description><![CDATA[The glass slimming market topped $600 million in value in 2012 and is forecast to continuously grow to surpass $1 billion in 2014, according to a new report released by Displaybank.]]></description>
</item>
<item>
<title><![CDATA[The challenges of sub-20nm shallow trench isolation etching]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/print/volume-56/issue-4/features/cover-article/the-challenges-of-sub-20nm-shallow-trench.html]]></link>
<guid>http://www.electroiq.com/articles/sst/print/volume-56/issue-4/features/cover-article/the-challenges-of-sub-20nm-shallow-trench.html</guid>
<pubDate><![CDATA[Mon, 03 Jun 2013 01:00:00 EDT]]></pubDate>
<description><![CDATA[Major challenges for sub-20nm STI etching include intra-cell depth loading, across-wafer uniformity, etch profile control near the wafer edge, and propensity for pattern collapse. Hui Zhou, Xiaosong Ji, Sunil Srinivasan, Jim He, Xuefeng Hua, Ankur Agarwal, Shahid Rauf, Valentin N. Todorow, Jinhan ...]]></description>
</item>
<item>
<title><![CDATA[Multiphysics simulation accelerates the development of electrochemical etching]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/print/volume-56/issue-4/features/simulation/multiphysics-simulation-accelerates-the-development.html]]></link>
<guid>http://www.electroiq.com/articles/sst/print/volume-56/issue-4/features/simulation/multiphysics-simulation-accelerates-the-development.html</guid>
<pubDate><![CDATA[Mon, 03 Jun 2013 01:00:00 EDT]]></pubDate>
<description><![CDATA[A team of researchers from Germany use multiphysics simulation to elucidate the impact of important process variables in the electrochemical etching of silicon and make progress toward the integration of the process for commercial applications. JENNIFER A. SEGUI, COMSOL, Inc., Burlington, MA.]]></description>
</item>
<item>
<title><![CDATA[SAMCO to relocate and expand Silicon Valley office]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/04/samco-to-relocate-and-expand-silicon-valley-office.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/04/samco-to-relocate-and-expand-silicon-valley-office.html</guid>
<pubDate><![CDATA[Mon, 22 Apr 2013 17:56:00 EDT]]></pubDate>
<description><![CDATA[SAMCO Inc, head quartered in Kyoto, Japan, has expanded its OPTO Films Research Laboratory in California’s Silicon Valley in order to strengthen its research structure and after-sale process support.]]></description>
</item>
<item>
<title><![CDATA[AMEC develops process technology for dry etching at 20nm]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/04/amec-develops-process-technology-for-dry-etching-at-20nm.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/04/amec-develops-process-technology-for-dry-etching-at-20nm.html</guid>
<pubDate><![CDATA[Wed, 10 Apr 2013 14:04:00 EDT]]></pubDate>
<description><![CDATA[Advanced Micro-Fabrication Equipment Inc. (AMEC) said today that it has developed a Single-Station Chamber Advanced Dielectric Etcher (SSC AD-RIE) capable of processing the most rigorous semiconductor applications.]]></description>
</item>
<item>
<title><![CDATA[SRC, UCLA and ERC utilize atomic layer etch analysis to accelerate development of green chemistries]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/03/src--ucla-and-erc-utilize-atomic-layer-etch-analysis-to-accelera.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/03/src--ucla-and-erc-utilize-atomic-layer-etch-analysis-to-accelera.html</guid>
<pubDate><![CDATA[Thu, 21 Mar 2013 12:04:00 EDT]]></pubDate>
<description><![CDATA[Researchers sponsored by Semiconductor Research Corporation (SRC), a university-research consortium for semiconductors and related technologies, today announced development of a modeling process designed to simulate atomic-level etching with chemicals that are effective alternatives to widely used ...]]></description>
</item>
<item>
<title><![CDATA[Nanoplas introduces a new class of dry-etching technology]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/03/nanoplas-introduces-a-new-class-of-dry-etching-technology-.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/03/nanoplas-introduces-a-new-class-of-dry-etching-technology-.html</guid>
<pubDate><![CDATA[Thu, 14 Mar 2013 13:26:00 EDT]]></pubDate>
<description><![CDATA[Nanoplas, a global supplier of plasma processing equipment to the semiconductor industry, today announced a new dry-etch process offering virtually unlimited etch selectivity for removing dielectric films on microprocessors and memories at high throughput.]]></description>
</item>
<item>
<title><![CDATA[Vertical through-wafer insulation: Enabling integration and innovation]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/print/volume-56/issue-2/features/cover-article/vertical-through-wafer-insulation-enabling.html]]></link>
<guid>http://www.electroiq.com/articles/sst/print/volume-56/issue-2/features/cover-article/vertical-through-wafer-insulation-enabling.html</guid>
<pubDate><![CDATA[Fri, 01 Mar 2013 01:00:00 EST]]></pubDate>
<description><![CDATA[Through-wafer insulation has been used to develop technologies such as Sil-Via TSV and Zero-Crosstalk. PETER HIMES, Silex Microsystems AB, Järfälla SWEDEN]]></description>
</item>
<item>
<title><![CDATA[STMicroelectronics is first $1 billion MEMS company]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/02/stmicroelectronics-is-first--1-billion-mems-company.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/02/stmicroelectronics-is-first--1-billion-mems-company.html</guid>
<pubDate><![CDATA[Wed, 27 Feb 2013 10:46:00 EST]]></pubDate>
<description><![CDATA[Yole Développement’s research has credited STMicroelectronics for capitalizing on the booming demand for MEMS in mobile devices by shipping 58% more MEMS units in 2012, to become the first company to reach $1 billion in MEMS sales.]]></description>
</item>
<item>
<title><![CDATA[MEMS devices shape medical industry, microsystem devices to reach $6.6 billion in 2018]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2013/02/mems-devices-shape-medical-industry--microsystem-devices-to-reac.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2013/02/mems-devices-shape-medical-industry--microsystem-devices-to-reac.html</guid>
<pubDate><![CDATA[Wed, 13 Feb 2013 13:02:00 EST]]></pubDate>
<description><![CDATA[Microelectromechanical (MEMS) devices are shaping the competitive landscape in the global medical device industry.]]></description>
</item>
</channel>
</rss>
