<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
<channel>
<title><![CDATA[RSS for Pop Package]]></title>
<description><![CDATA[Pop Package news and technical articles from Solid State Technology Magazine. Search Pop Package latest and archived news and articles]]></description>
<link><![CDATA[http://www.electroiq.com/topics/]]></link>
<atom:link xmlns:atom="http://www.w3.org/2005/Atom" type="application/rss+xml" rel="self" href="http://www.electroiq.com/topics/urss?pageid=488705"/>
<item>
<title><![CDATA[STATS ChipPAC to expand in South Korea]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/2012/11/stats-chippac-to-expand-in-south-korea.html]]></link>
<guid>http://www.electroiq.com/articles/sst/2012/11/stats-chippac-to-expand-in-south-korea.html</guid>
<pubDate><![CDATA[Mon, 19 Nov 2012 11:54:00 EST]]></pubDate>
<description><![CDATA[STATS ChipPAC Ltd. plans to expand its semiconductor assembly and test operation in South Korea.]]></description>
</item>
<item>
<title><![CDATA[STATS ChipPAC brings FOWLP to stacked packages for]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/2012/03/stats-chippac-brings-fowlp-to-stacked-packages-for-1mm-profile.html]]></link>
<guid>http://www.electroiq.com/articles/ap/2012/03/stats-chippac-brings-fowlp-to-stacked-packages-for-1mm-profile.html</guid>
<pubDate><![CDATA[Tue, 06 Mar 2012 10:23:00 EST]]></pubDate>
<description><![CDATA[STATS ChipPAC Ltd. (SGX-ST:STATSChP) uncrated its next-generation eWLB package-on-package (PoP) technology, with a package profile height below 1.0mm.]]></description>
</item>
<item>
<title><![CDATA[Advanced package technologies' growth through 2015]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/2011/12/advanced-package-technologies-growth-through-2015.html]]></link>
<guid>http://www.electroiq.com/articles/ap/2011/12/advanced-package-technologies-growth-through-2015.html</guid>
<pubDate><![CDATA[Tue, 27 Dec 2011 13:57:00 EST]]></pubDate>
<description><![CDATA[Small, mobile, Internet-connected devices are bucking the slow economy and use advanced packaging technologies to pack an enormous amount of functionality into a very small form factor, notes New Venture Research, which provides forecasts for each advanced packaging device type.]]></description>
</item>
<item>
<title><![CDATA[Elpida tips 4-layer mobile DRAM package]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/2011/06/elpida-tips-4-layer-mobile-dram-package.html]]></link>
<guid>http://www.electroiq.com/articles/ap/2011/06/elpida-tips-4-layer-mobile-dram-package.html</guid>
<pubDate><![CDATA[Fri, 24 Jun 2011 13:58:00 EDT]]></pubDate>
<description><![CDATA[Elpida Memory has come up with what it says is the thinnest available DRAM device, a new 0.8mm four-layer package of 2GB DDR2 mobile RAM chips, assembled using package-on-package (PoP).]]></description>
</item>
<item>
<title><![CDATA[STATS ChipPAC launches flip chip packaging for advanced silicon nodes]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/2011/02/stats-chippac-launches-flip-chip-packaging-for-advanced-silicon-.html]]></link>
<guid>http://www.electroiq.com/articles/ap/2011/02/stats-chippac-launches-flip-chip-packaging-for-advanced-silicon-.html</guid>
<pubDate><![CDATA[Wed, 16 Feb 2011 09:55:30 EST]]></pubDate>
<description><![CDATA[STATS ChipPAC launched fcCuBE technology, an advanced flip chip packaging technology that features copper (Cu) column bumps, bond-on-lead (BOL) interconnection and enhanced assembly processes. STATS ChipPAC claims the flip chip package is cost-comprable to standard packaging processes, and ...]]></description>
</item>
<item>
<title><![CDATA[PoP rework: Process control and using the right materials increases yield]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/2010/09/pop-rework-process.html]]></link>
<guid>http://www.electroiq.com/articles/ap/2010/09/pop-rework-process.html</guid>
<pubDate><![CDATA[Mon, 13 Sep 2010 14:40:20 EDT]]></pubDate>
<description><![CDATA[PoP packages present some unique rework challenges, such as how to rework an underfilled package; also, these packages are prone to warpage. Inspecting the area array devices can be a challenge. Bob Wettermann, BEST Inc., discusses rework solutions.]]></description>
</item>
<item>
<title><![CDATA[Improving package-on-package reliability: a multi-material approach]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/print/volume-53/issue-5/features/pop-_package-on-package/improving-package-on-package.html]]></link>
<guid>http://www.electroiq.com/articles/sst/print/volume-53/issue-5/features/pop-_package-on-package/improving-package-on-package.html</guid>
<pubDate><![CDATA[Sat, 01 May 2010 01:00:00 EDT]]></pubDate>
<description><![CDATA[Incorporating proven, high reliability materials at all layers of the device — from the package level to the board level — will go a long way toward advancing electronics technology, especially for the handheld sector. Mark Currie, Henkel Corporation, Irvine, CA USA]]></description>
</item>
<item>
<title><![CDATA[WCSP continues to grow as challenges are met]]></title>
<link><![CDATA[http://www.electroiq.com/articles/sst/print/volume-52/issue-11/features/Advanced_Packaging/WCSP_continues_to_grow_as_challenges_are_met.html]]></link>
<guid>http://www.electroiq.com/articles/sst/print/volume-52/issue-11/features/Advanced_Packaging/WCSP_continues_to_grow_as_challenges_are_met.html</guid>
<pubDate><![CDATA[Sun, 01 Nov 2009 01:00:00 EST]]></pubDate>
<description><![CDATA[Today's challenges for wafer chip scale packaging (WCSP) are being met, and the path for the next gnerations of packaging—that will include integrating technologies and 3D structures—is evolving, David Stepniak, Craig Beddingfield, Chris Manack, Rajiv Dunne, Texas Instruments]]></description>
</item>
<item>
<title><![CDATA[Design Considerations for Package on Package Underfill]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/print/volume-17/issue-11/features/design-considerations-for-package-on-package-underfill.html]]></link>
<guid>http://www.electroiq.com/articles/ap/print/volume-17/issue-11/features/design-considerations-for-package-on-package-underfill.html</guid>
<pubDate><![CDATA[Sat, 01 Nov 2008 01:11:00 EDT]]></pubDate>
<description><![CDATA[Package-on-package (PoP) is a recognized technology that is becoming more commonplace in mobile electronics with the increased demand for features like cameras, Bluetooth, FM radio, WLAN and mobile TVs.]]></description>
</item>
<item>
<title><![CDATA[How 3D is Stacking Up]]></title>
<link><![CDATA[http://www.electroiq.com/articles/ap/print/volume-17/issue-10/features/how-3d-is-stacking-up.html]]></link>
<guid>http://www.electroiq.com/articles/ap/print/volume-17/issue-10/features/how-3d-is-stacking-up.html</guid>
<pubDate><![CDATA[Wed, 01 Oct 2008 01:10:00 EDT]]></pubDate>
<description><![CDATA[While moving towards tomorrow’s high-performance 3D packages with through-silicon vias (TSV) has captured most of the attention in the industry, stacked packages and similar established approaches have many 3D advantages and are making substantial, if quieter, technical and market progress.]]></description>
</item>
</channel>
</rss>
