Home>Topics>Memory Cell
  1. All
  2. Article
  3. Print
  4. Text

Memory Cell

Memory Cell news and technical articles from Solid State Technology Magazine. Search Memory Cell latest and archived news and articles

  1. Evolution or revolution: the path for metrology beyond the 22nm node

    Article

    Thu, 1 Mar 2012

    alternating layers of oxide and silicon. Figure 2. Left: Diagram of pipe-shaped bit cost scalable (P-BiCS) flash memory cell , which consists of pipe-shaped NAND strings folded in a U shape [7]. This is an example of the types of 3D memory

  2. ISSCC from a memory analyst’s view

    Article

    Fri, 2 Mar 2012

    Matsuoka invented NAND flash only 25 years ago, in 1987, three years after he invented NOR flash. NAND yielded a memory cell very close to the theoretical smallest size of 4f² but had some very undesirable side effects of serial access and high error

  1. Semiconductor metrology beyond 22nm: 3D memory metrology

    Article

    Thu, 16 Feb 2012

    alternating layers of oxide and silicon. Figure 2. Left: Diagram of pipe-shaped bit cost scalable (P-BiCS) flash memory cell , which consists of pipe-shaped NAND strings folded in a U shape. This is an example of the types of 3D memory devices

  2. ISS kicks off with IC industry reality talks

    Article

    Mon, 16 Jan 2012

    generated by the chip I/O alone. The end game for magnetic storage has been demonstrated with work showing that a 12 atom memory cell is the smallest possible; any fewer, and stability gives way to quantum effects. Racetrack designs using 60nm wires

  3. Novellus film deposition tool suits 3D Flash device fab

    Article

    Tue, 7 Feb 2012

    capacitance issues and shifts in the threshold value of a memory cell during programming at small geometries. At sub-20nm ..... films. Each pair of alternating layers is used to form a memory cell , and up to 64 pairs of alternating layers are expected

  4. Advanced NAND flash memory scaling prompts ECC acquisitions

    Article

    Tue, 17 Jan 2012

    redundancy and read latency as the number of errors corrected increases. In addition, the number of electrons stored in the memory cell is decreasing with each generation of flash memory, resulting in reduced signal/noise requiring enhanced sensing

  5. IEDM 2011: Hynix pushes NAND limits

    Article

    Mon, 28 Nov 2011

    shows in an IEDM paper a "middle-1Xnm" NAND flash memory cell . Several issues had to be addressed: how to pattern ..... control). [Paper #9.1: A Middle-1X nm NAND Flash Memory Cell (M1X-NAND) with Highly Manufacturable Integration

  6. AMAT debuts DRAM fab tools for denser transistors

    Article

    Wed, 6 Jul 2011

    performance and speed, overcoming a "memory wall:" the speed of the control circuitry that transfers data between the memory cell array and external data bus. These transistors are denser and more advanced, requiring new toolsets, Applied asserts

  7. AMAT's DRAM fab tools for denser transistors

    Print

    Thu, 1 Sep 2011

    performance and speed, overcoming a "memory wall:" the speed of the control circuitry that transfers data between the memory cell array and external data bus. These transistors are denser and more advanced, requiring new toolsets, Applied asserts

  8. Creating phase-change memory devices with GeTe thin films

    Article

    Tue, 1 Nov 2011

    states. But the inherent instability of these materials in their amorphous states reduces the archival life of the memory cell . This presents a critical problem for embedded applications in which working temperatures can be very high and data must

© 2012. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS