Home>Topics>DUT
  1. All
  2. Online Articles
  3. Magazine Articles

DUT

DUT news and technical articles from Solid State Technology Magazine. Search DUT latest and archived news and articles

  1. MicroProbe debuts MEMS-based, multi-DUT , ultra-fine-pitch probe card for IC wafer test

    Online Articles

    Tue, 13 Jul 2010

    for probing multiple devices under test ( DUT ) in high-volume semiconductor production ..... opportunities for pad-limited devices. Multi- DUT testing is seeing increasing use as a means ..... requirements increase in frequency in multi- DUT environments which hinders production uptime

  2. Antares Advanced Test, IC Test Lab Partner on DUT -level Qual Burn-in

    Online Articles

    Fri, 22 Feb 2008

    (February 22, 2008) Santa Clara, CA Antares Advanced Test Technologies and an undisclosed IC test lab in the Silicon Valley have partnered to configure a burn-in chamber at the test lab with Antares' iSocket thermal-management technology to allow semiconductor engineers in the region to conduct

  1. Understanding tester interfaces

    Magazine Articles

    Thu, 1 Oct 2009

    classes of problems with the test cell and DUT interface: impedance mismatches, crosstalk ..... classes of problems with the test cell and DUT interface: impedance mismatches, crosstalk ..... head, load board, test socket, and auto DUT handler. If the signal path had only one

  2. Aries Adds CSP Optical FA Test Sockets for EMMI or Optical Sensor Applications

    Online Articles

    Fri, 25 Jun 2010

    optically exposes 100% of the top of the device under test ( DUT ) for failure analysis (FA) testing for emission microscopy ..... the socket lid only exposes a maximum of 85% of the top of the DUT surface. Available with or without filters for UV, infrared

  3. What is guard band?

    Magazine Articles

    Tue, 1 Apr 1997

    banding guarantees that the device under test ( DUT ) is within specifications, even if the measurement ..... timeline: The three values shown are the DUT timing specifications for a given timing parameter. The DUT specification sheet guarantees that this timing

  4. FormFactor releases probe cards

    Online Articles

    Mon, 11 Aug 2003

    August 9, 2003 - FormFactor, Livermore, CA, has begun production of its 253 DUT wafer test system, a large-area array probe card aimed at 300mm DRAM manufacturers. The array can test 253 devices per touchdown, thanks to proprietary interconnect technology and design tools.

  5. Integrated handler and tester workcell

    Magazine Articles

    Sat, 1 Mar 1997

    Centaur system workcell combines a high-performance logic test system and a high-throughput handler with automated docking and DUT interface. It also offers the optional capability of performing device lead and mark inspection, and has remote debug and diagnostic

  6. Thermal control system

    Magazine Articles

    Thu, 1 Oct 1998

    microprocessors and system-on-chip ASICs. As power densities increase above 10 W/cm2, the effectiveness of response to changes in DUT dynamic power can diminish quickly. The ETC 1000 is not limited by this power density barrier. It offers ? 2?C junction temperature

  7. Keithley Avoid wafer test probe set up cabling errors

    Online Articles

    Mon, 14 Feb 2011

    be a problem when the device under test ( DUT ) impedance is similar to that of the various ..... measure unit (SMU), is connected to the DUT using a coaxial cable. In Figure 1, a ..... the sum of the current flowing through the DUT (I DUT ) and the leakage current, rather than

  8. IC Sockets:

    Magazine Articles

    Tue, 1 Nov 2005

    compartments for trays where devices under test ( DUT ) are stored. A vacuum head/plunger inside the handler will pick up the DUT and push it inside the test socket while ..... socket is the final link between ATE and DUT . A typical test socket consists of contacts

© 2012. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS