Updates to a pair of reports from Yole Developpement aim to help better identify remaining integration challenges and high-volume production implementation strategies for 3D ICs and through-silicon vias (TSV).
Hitachi Via Mechanics says it has developed new processes for microhole drilling cast polyimide wafers and multilayered materials used in high density electronics packaging, that can produce ≤100μm-dia. holes in high-volume manufacturing.
Micron Technology says it is now sampling a multichip package combing its 34nm-based 4Gb SLC NAND flash and 50nm-based 2Gb low-power DDR DRAM memories, a combination it says offers better cost and power savings for mobile devices.
A new study suggests that through-silicon vias (TSV) with higher aspect ratios (20:1 or 10:1, vs. 5:1) offer a significant payback by saving space on a die, up to $700 per wafer.
Embedded computing modules employing "silicon circuit board" technology as an alternative to expensive ASIC developments offer advantages in performance and power for integrating memory and logic -- and are a practical alternative to 3D integration due to thermal and supply chain issues, explains siXis' David Blaker.
Execs from Applied Materials and Semitool discuss the motivations behind AMAT's $364M acquisition, to solidify and widen a presence in two key growth segments: advanced packaging and copper interconnects for memory.
Samsung Electronics has developed the world’s thinnest multi-die package, one that measures 0.6mm in height. Designed initially for 32 gigabyte (GB) densities, the new memory package is just half the thickness of a conventional memory package of eight stacked chips (or dies). The advanced packaging technology delivers a 40 percent thinner and lighter memory solution for high-density multimedia handsets and other mobile devices, according to the company.
 | | |
|
|
|
ElectroIQ, the portal for electronics manufacturing, is the new home for Solid State Technology (semiconductors), Photovoltaics World (photovoltaics), Advanced Packaging (packaging), Small Times (nanotech/MEMS) and SMT (surface mount technology). To learn more about ElectroIQ, read the press release.
|
Breakthrough Package-Level Lead-Free Alloy Addresses Board-Level Alloy Challenges
Not all SAC alloys are created equal: Especially when attempting to use board-level recommended SAC alloys for package-level applications.... Sponsored By:
Henkel Corporation
|
|
Challenging Flip Chip Applications No Problem for New Underfill Technology
The benefits of flip chip technology for advanced device applications have been wellproven. With advantages such as more efficient electrical interconnections, smallerdevice ... Sponsored By:
Henkel Corporation
|
|
Die Attach So Smart it Knows Where to Go
Things in the semiconductor packaging world continue to get smaller and thinner, driving the need for materials to become smarter and more effective.... Sponsored By:
Henkel Corporation
|
|
Something for Everyone! New Advances Offer Die Attach Options for Just About Any Application
Next-generation technology development and new device designs continue to advance at an unprecedented pace.... Sponsored By:
Henkel Corporation
|
|
We've Got Your Back: New Wafer Backside Coating - Technology Offers Speed, Throughput and Cost-Effective Advantages over Alternative Materials & Methods
While many advances in die attach methods and materials have taken center stage in recent months, there is one novel technology that has quietly emerged on the scene ... Sponsored By:
Henkel Corporation
|
|
How Low Can You Go?
Improvements to Low-temperature Curable Electrically Conductive Pastes Advance Touch Panel and LCD Applications... Sponsored By:
Henkel Corporation
|
