Solid State Technology - Semiconductor Manufacturing Industry News covering Semiconductor Manufacturing Equipment, Process, Services
Semiconductors Featured Articles
2011 semiconductor sales may be slower, Semico IPI dip indicates

In August 2010, the Semico IPI index experienced its first drop since December 2009. The Semico IPI Index signals changes in the direction of semiconductor sales growth one year in advance.

Semiconductors Featured Articles
AMAT Eterna FCVD goes beyond SOD with bottoms up approach to C-free gap-fill: Interview

Applied Materials released Eterna flowable CVD technology. Ajay Bhatnagar explains how it differs from conventional CVD and how it is being applied to new device architectures such as DRAM vertical transistors, NAND vertical bit stacks, and FinFETs.

Semiconductors Featured Articles
Reticle haze control: Global update and technology roadmap

Oleg Kishkovich, et al, Entegris, present analysis of a method for controlling AS haze, maintaining 193nm reticles in low-humidity lithography environments in HVM fabs. Critical reticle haze control elements and limiting factors are delineated.

Semiconductors Featured Articles
Semiconductor inventories: Two analysts, both seem happy

Chip suppliers are reporting rising inventory, but the swelling stockpiles do not represent a cause for concern, with demand on the rise in coming months, says iSuppli. Inventory levels are more appropriately aligned with end-market demand, necessary given the level of under-shipment since 2HCY09, adds Gleacher & Company.

Semiconductors Featured Articles
Test Points Blog with Linda Rae, Keithley

In "Tier 1 Fabs are Consolidating. How Does that Affect Test?" Rae says that the industry’s consolidation of Tier 1 semiconductor fabs has been well documented. What does this mean for test?

1/5
Previous Page   Pause Slide  Next Page
Test Points by Linda Rae
Linda Rae
by Linda Rae

Tier 1 Fabs are Consolidating. How Does that Affect Test?

The industry’s consolidation of Tier 1 semiconductor fabs has been well documented. Given the tremendous sums of capital required to build and operate a fab, that concentration is hardly surprising.Gartner Group, for instance, has predicted that by 2014...

Tweets From Debra Vogler


Pete's Tweets


    Follow Pete Singer on Twitter

    Pete Singer on Twitter.com


    SST Podcasts

    Listen to industry experts discuss the latest developments and events, including SEMICON West. Tune in to these exclusive podcasts now!

    SST Podcasts



    Semiconductors Videos
    IMEC?s Ludo Deferm provides a look behind some major announcements the consortium made at SEMICON West: laser anneal over spike anneal, EUV mask cleaning, RuTa metallization showing promise for 22nm PVD.; 22nm; anneal; deferm; EUV; IMEC; Lithography; pvd; SEMICON West; Silicon Genesis president & CEO Francois Henley showcases the company's 20µm kerf-free foil, which is particularly well-suited to BiPV applications and capable of being made into solar cells with 20% efficiency.; BIPV; Henley; kerf; photovoltaic; SEMICON West; SiGen; Silicon Genesis; solar; wafer; The main theme at this year's NCCAVS Junction Technology Group meeting will be 22nm junction, which many believe this will be the first node to use msec-only annealing (i.e. diffusionless), according to meeting chair John O. Borland.; 16nm; 22nm; 32nm; anneal; Borland; diffusion; Junction; millisecond; SEMICON West; Ric Borges of Synopsys discusses the application of TCAD simulation to multijunction and CPV solar cells.; borges; photovoltaics; PV; SEMICON West; solar; Synopsys; Jeff Hebb of Ultratech discusses extending laser spike annealing to the 22nm node, previewing a talk at the NCCAVS Junction Technology Group meeting held Thursday, July 16 in San Francisco.; anneal; Junction; SEMICON West; Ultratech; video; Paul Siblerud of Semitool discusses 3D integration challenges and announces the latest news from the EMC-3D Consortium.; 3d; packaging; SEMICON West; Semitool; Sibelrud; Jan Vardaman discusses alternatives to 3D/TSV technologies for cost-sensitive applications, and makes the case for additional work to develop design guidelines and software, and test methodologies for 3D/TSV technologies.; 3d; SEMICON West; Techsearch; through-silicon via; TSV; Vardaman; Soitec's president and CEO, André-Jacques Auberton-Hervé, discusses the three pillars of 3D integration at the wafer level, as well as bonding at room temperature.; 3d; SEMICON West; Soitec; wafer bonding; On a cost/Watt basis, thin-film solar PV is potentially very attractive, notes Linx Consulting's Mark Thirsk. If the technical challenges are solved, he's bullish that thin-film may take over a 30% share of the market.; Intersolar; materials; SEMICON West; solar photovoltaics; thin-film; thirsk; SEMATECH's Bryan Rice gives a positive assessment of EUV and offers hope for getting companies to open their checkbooks for mask inspection infrastructure funding.; electronics; equipment; EUV; Lithography; manufacturing; new technology; SEMATECH; SEMICON West; Bill McClean, president of IC Insights, talks about the rebound of the semiconductor industry in 2009, and his expectations of double digit growth in 2010 and 2011.; B.J. Han, chief technology officer of STATS ChipPAC talks about trends in advanced packaging technology. ; Confab; HAN; packaging; STATS ChipPAC; ElectroIQ brings you informative video content from Solid State Technology, Photovoltaics World, Advanced Packaging, Small Times and Surface Mount Technology.
    Semiconductors Financials
    Semiconductors White Papers

    Featured White Papers

    The Coolest Compounds
    Through heat dissipation, thermally conductive adhesives and potting compounds play a pivotal role in the protection of today’s electronic circuitry.  ...
    Sponsored By:  Master Bond, Inc.,
    Dual Channel Pulse Testing Simplifies RF Transistor Characterization
    Device engineers and test managers are under tremendous pressure to make sure products get to market quickly and perform reliably. This is especially true of RF ...
    Sponsored By:  Keithley Instruments
    3D STEM Tomography Based Failure Analysis of 45 nm CMOS Devices
    Shrinking dimensions in new semiconductor process nodes make it harder to isolate and analyze certain classes of defects using the common "slice and view" ...
    Sponsored By:  FEI Company
    High Precision Ion Beam Milling with Time of Flight Compensation
    Advanced circuit editing (CE) becomes more and more difficult as semiconductor structures shrink. Time of Flight (ToF) compensation noticeably extends the utility ...
    Sponsored By:  FEI Company
    Introducing Pulsing into Reliability Tests for Advanced CMOS Technologies
    AC, pulsed stress is a useful addition to the typical stress-measure tests for investigating both semiconductor charge trapping and degradation behaviors. NBTI ...
    Sponsored By:  Keithley Instruments

    Recent White Papers

    Understanding Low Outgassing Adhesives
    Applications that must meet stringent outgassing requirements now have more adhesive options than ever. If you suspect outgassing could potentially pose a problem ...
    Sponsored By:  Master Bond, Inc.,
    Semiconductors Events
    SEMICON Taiwan 2010
    Taipei, Taiwan
    September 08, 2010
    SPIE Photomask Technology
    Monterey Conf. Center & Monterey Marriott , USA
    September 13, 2010
    Conference
    Emerging Semiconductor Devices and Techniques Workshop
    De Montfort University, Leicester, UK
    September 15, 2010
    Technical Conference on Electronics Sustainability
    Rosemont, IL
    September 28, 2010
    Part of Electronics Midwest
    EOS/ESD Symposium
    Sparks (Reno) Nevada
    October 03, 2010
    Symposium
    Advertisement