Is Your R&D Lab Prepared for Tomorrow’s Non-Volatile Memory Technologies?

By Linda Rae
From a semiconductor technology perspective, flash memory devices have been around for a very long time; in fact, a Toshiba researcher invented flash memory way back in 1984 and Intel released the first flash chip late in that same decade. Until recently, floating-gate flash memory of one form or another has been the non-volatile memory (NVM) technology of choice for digital cameras, MP3 players, and dozens of other electronic devices. However, the supremacy of flash memory may soon be drawing to a close; technical limitations such as memory wear, speed, power consumption and capacity limitations are spurring memory producers to research new NVM technologies such as phase-change memory (PCM/PRAM), charge trap flash (CTF/SONOS), resistive memory (ReRAM), ferro-electric memory (FeRAM), magneto-resistive memory (MRAM), and others. These new technologies will require R&D labs to re-evaluate their material and device characterization tools and techniques.

Flexible electrical characterization tools are crucial to gaining a better understanding of the physical aspects of any NVM technology. Regardless of the particular memory technology under investigation, pulsing is essential to exercise a cell’s switching behavior. Pulsing with simultaneous measurement provides the data necessary to understand the dynamic behavior of the switching mechanism.

Company executives need to understand that, for those at work in NVM R&D labs, finding an integrated approach to applying pulses to a memory device or material while simultaneously measuring current and voltage has been challenging. In the past, it required integrating a rack of instruments, writing software to coordinate their operation, and accepting various tradeoffs related to cost, performance, and complexity. Creating and maintaining these custom systems typically required an in-house test instrumentation expert with the considerable skills and resources necessary to integrate the various instruments into a working system. Although functional, these “in-house” systems are typically, by necessity, one-off creations with limited test envelopes and cumbersome test controls that require time-consuming data extraction. The measurement approach typically uses a load or sense resistor with an oscilloscope or digitizer to measure the current. Although this is a proven technique, the effect of the load resistor on the voltage delivered to the device has significant downsides for many pulse measurements. Also, correlation across multiple systems and obtaining traceable system-level calibration is effectively impossible.

To stay competitive in NVM design and development, company leadership must be committed to providing the hardware and human resources needed to help their labs to move beyond the limitations that in-house systems impose. Fortunately, a new class of integrated tools offers researchers additional data to gain a better understanding of NVM material and device behavior in less time. For example, Keithley has addressed these needs with the Model 4225-PMU ultra-fast I-V module for the Model 4200-SCS Semiconductor Characterization System, which can measure current and voltage simultaneously at high sampling rates while applying precisely controlled pulses. This approach provides greater insight into the electrical and physical mechanisms that provide the memory behavior. Adding this transient characterization capability to DC characterization provides fundamental data on intrinsic material properties and device response.

For a fast, easy way to learn more about emerging NVM characterization challenges, I’d encourage you to view our free online seminar on Non-Volatile Memory - Characterization and Measurement Techniques.
LindaR100x100

Observations and opinions about semiconductor test, and the factors that drive how test plays a strategic role throughout the semiconductor design and production process.

Previous Posts

Instrument buyers are demanding greater value at lower prices

Tue Nov 20 11:34:00 CST 2012

Engineering education hits the highway with Oregon State’s solar race car team

Thu Jul 26 13:10:00 CDT 2012

Test vendors face new challenges in serving power semiconductor market

Fri Jun 01 13:53:00 CDT 2012

Is Your R&D Lab Prepared for Tomorrow’s Non-Volatile Memories?

Wed Apr 18 16:05:00 CDT 2012

Is Your R&D Lab Prepared for Tomorrow’s Non-Volatile Memory Technologies?

Wed Apr 18 16:05:00 CDT 2012

Want to predict the future of semi technology? More power to you!

Thu Feb 02 13:48:00 CST 2012

Engineering Education is Tough And Needs to Stay That Way

Mon Nov 07 14:52:00 CST 2011

The Apple Tastes Better When Savored Slowly

Thu Oct 27 14:15:00 CDT 2011

Patience is More than a Virtue. It’s Hard.

Tue Oct 11 14:40:00 CDT 2011

Lessons from Our Customers

Wed Sep 28 13:15:00 CDT 2011

Engineering Products That Stand the Test of Time

Tue Sep 13 12:22:00 CDT 2011

New High Voltage Devices Will Change Parametric Test

Mon May 23 14:05:00 CDT 2011

It’s As Much About People as Performance

Tue May 03 09:33:00 CDT 2011

What will graphene mean for tomorrow’s electronic devices?

Thu Dec 02 12:17:00 CST 2010

Today, I’d like to depart a little from the usual subject matter of my blog to share some exciting news from one of Keithley’s senior market development managers, Bob Green. On a customer visit to Manchester University, he and two colleagues were lucky enough to witness a rare moment of Nobel prize-winning achievement. I wanted to share Bob’s obvious excitement with those of you who read my blog, captured in his email:

Mon Oct 11 10:27:00 CDT 2010

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS