Archive for 'July 2010'

    Winbond Adopts Qimonda’s Buried Wordline Technology – Metal Gates Come to DRAMs

    July 22, 2010 12:48 PM by Dick James
    Before Qimonda’s unfortunate demise last year, they delivered an impressive paper at IEDM 2008 [1] describing a “buried wordline” (BwL) DRAM stack-cell structure. This was a marked change from their earlier technology, as until this point all of their product had been based on planar wordline structure with trench-style storage capacitors sunk into the die substrate.


    Even when we compare BwL-stack with conventional stack DRAM structures, there’s a major shift, because the buried wordline uses a tungsten metal-gate transistor – the first metal-gate transistor since the aluminum-gate days of the early ‘70s!


    The Qimonda slide below shows the difference in structure; on the left is the buried wordline (in red), sunk into the substrate silicon, and on the right is an oriental competitor using a spherical recess-channel transistor (with the tungsten part of the gate highlighted in red).


    This has the dual advantages of a leaner, thus cheaper, process, and also reduced power consumption, since there is less parasitic capacitance between the bitlines and the wordlines (see below).


    We weren’t entirely sure that we had the BwL process when we got the Winbond 1-Gb DDR2 SDRAM parts, but the first cross-section we did in our analysis cleared that up – the white dots below the capacitor stack are the buried wordlines.


    The TEM shot below shows them in close-up – you can also see that the bitlines are a W/TiN/polySi stack, also used as a gate conductor in the peripheral transistors.


    Winbond’s new SDRAMs are not only a really cool, step-function change in technology, they are also unique as a volume production part – no-one else is making them at the moment. And they are in volume production, we have also found them in a point and shoot camera. Winbond has introduced the technology at the 65-nm node, but they also have 46-nm parts under development .
    One other point was made by Qimonda before they went under, that this technology is particularly suitable for a cell shrink from the current 6F2 to a 4F2 format, enabling even more cost savings by reducing die size.

    Elpida has also licensed the process, so given the cost and performance advantages, we can likely look forward to BwL product from Japan; and who knows what other manufacturers might go that way?

    [1] T. Schloesser et al., “A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond” , Proc IEDM 2008, pp. 809-812

DickJames100x100

DICK JAMES is a 40-year veteran of the semiconductor industry and the senior technology analyst for Chipworks, an Ottawa, Canada-based specialty reverse engineering company. Chipworks analyses a broad range of devices, giving Dick a unique overview of what technologies make it into the real world of semiconductor production.

Previous Posts

Intel Foundries MEMS for Fuel Cell Start-up Nectar

Wed Jan 30 14:40:00 CST 2013

IBM surprises with 22nm details at IEDM

Wed Dec 12 04:00:00 CST 2012

Intel details 22nm trigate SoC process at IEDM

Tue Dec 11 12:23:00 CST 2012

GlobalFoundries takes on Intel with 14nm finFET “eXtreme Mobility” process

Tue Oct 02 16:22:00 CDT 2012

The Elephant Has Left the Room – 450 mm is a Go!

Tue Jul 10 09:35:00 CDT 2012

Sony’s PS Vita Uses Chip-on-Chip SiP – 3D, but not 3D

Fri Jul 06 09:34:00 CDT 2012

Intel’s 22-nm Trigate Transistors Exposed

Tue Apr 24 11:39:00 CDT 2012

Intel to Present on 22-nm Tri-gate Technology at VLSI Symposium

Thu Apr 12 12:21:00 CDT 2012

Dialog Semi Gets the Girls for Apple

Mon Apr 02 16:00:00 CDT 2012

Semicon China – SMIC Shows off 28-nm HKMG Development

Tue Mar 20 09:09:00 CDT 2012

GloFo’s FinFETS are Better than Intel's! Musings from CPTF

Sun Mar 18 09:58:00 CDT 2012

GlobalFoundries' Ajit Manocha Visits CES

Tue Jan 17 12:41:00 CST 2012

Intel Press Briefing and Keynote at CES 2012

Fri Jan 13 14:17:00 CST 2012

TI Debuts 28-nm OMAP 5 Processor at CES

Wed Jan 11 15:12:00 CST 2012

IEDM 2011: IBM displays via-middle TSV process for die stacking

Wed Dec 07 05:57:00 CST 2011

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS