Table of Contents

Solid State Technology

  • Departments

  • Features

    • Cover Article

      • Technology and cost considerations for high-volume HBLED lithography
        Lithography is one of the critical processes affecting overall LED device yield and performance, but the use of 1X steppers provides significantly better technology and economic advantages for high-volume manufacturing environments. Manish Ranjan, Doug Anberg, Warren Flack, Ultratech Inc., San Jose. CA USA
    • SiPs

      • The road ahead for SiPs
        With the proper up-front evaluation of SiP designs, a tool box of enabling technologies, and strong team interactions between all involved parties, SiP solutions can enable novel electronic products with faster time to market than would be possible with traditional scaling. Darvin Edwards, Masood Murtuza, Texas Instruments, Dallas, TX USA
    • Lithography

      • The future of lithography
        Semiconductor manufacturers are now relying on immersion lithography for the 32 nm node, sometimes with double- and triple-patterning approached. Work progresses on EUV as the heir apparent, but e-beam lithography could emerge as a viable alternative. We invited experts from SEMATECH, imec, Cymer , D2S and Molecular Imprints to give their perspective on next generation lithography challenges and solutions.
      • Predictive, short-interval scheduling improves litho utilization and cycle time
        An advanced scheduling approach is providing semiconductor manufacturers with improved results in critical photolithography areas. Steve Marteney, Applied Materials Inc., Salt Lake City, UT USA
  • Columns

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS