Novellus tips WN film for 3X memory Cu interconnects

Novellus says it has devised a new process technology for tungsten vias for copper interconnect applications in 3X node and below memory devices.

The "DirectFill" chemical vapor deposition (CVD) tungsten nitride (WN) liner-barrier film replaces conventional physical vapor deposition (PVD) Ti liner and MOCVD TiN barrier film stack used for connecting tungsten vias to Cu interconnects in advanced memory devices.

Click to Enlarge
TEM image of a tungsten via in contact with a copper interconnect, with WN film used as the barrier layer. Highly conformal WN film results in void-free tungsten fill and a clean interface between the Cu and W/WN via plug. (Source: Novellus)

A common integration scheme for Cu interconnects into flash and DRAM devices incorporates the Cu interconnect for the first metal layer, and traditional Al interconnects for subsequent layers; a tungsten via makes the electrical interconnection between the layers. But shrinking dimensions introduce challenges for this traditional Ti/TiN liner-barrier stacking scheme, which can cause higher via resistance, degraded electrical performance, and poor device reliability:

• Overhang of the PVD-Ti liner reduce the via opening, leading to incomplete CVD tungsten fill and a void in the center of the via.

• MOCVD TiN films are deposited with minimum thickness to prevent silane diffusion through the barrier and formation of high-resistivity copper silicide at the via interface.

• Breakdown in the TiN barrier can result in tungsten hexafluoride attack of the Ti liner, resulting in «volcano» defects.

In Novellus' new process, an ultrathin (20Å), highly conformal WN film is deposited in a single step (using the company's Altus platform), with "better" barrier and resistivity properties vs. conventional 200Å thick PVD Ti-MOCVD TiN film stack, the company claims. High conformality of the WN film deposition eliminates step coverage and fill issues with liner-barrier technology; the film's microcrystalline structure offers a low-resistivity diffusion barrier, eliminating barrier breakdown mechanisms that result in copper silicide formation and volcano defects.

The ultrathin, highly conformal WN film results in up to 30% lower via resistance vs. traditional PVD Ti-MOCVD TiN liner-barrier stack—and thus extends the tungsten via process to and beyond the 3Xnm node, the company says.

 

Coming in July SST

  • Advanced process and equipment control
    Improving etch using in situ gas flow monitoring and control
  • Yield optimization
    Avoid throwing darts at a black hole
  • Cycle time reduction
    Focus on product quality key to cutting cycle times
  • Industry Forum
    Etch pushes limits of physics and chemistry

More Solid State Technology Current Issue Articles
More Solid State Technology Archives Issue Articles

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS