Table of Contents

Solid State Technology

sst523_cover
  • Departments

    • World News

      • SEMI: Wafer shipments, sales slide in ‘08
        Worldwide silicon wafer area shipments and revenues fell in 2008 for the first time since 2001 as everything fell apart in the final months of the year, according to date from SEMI’s Silicon Manufacturers Group (SMG).
    • Tech News

      • A reliability engineer’s dream comes along
        In a former life within the semiconductor standards and reliability engineering community, I advocated for the adoption of well-known reliability and maintainability engineering practices that have been used for decades in the aerospace and defense sectors.
      • SVTC, Entrepix expand CMP work to 300mm
        SVTC Technologies (née Cypress Semiconductor’s Silicon Valley Technology Center, spun out to VC/private equity owners in March 2007) and CMP outsourcing firm Entrepix are expanding their existing partnership to 300mm wafer processing.
    • Industry Forum

    • Editorial

      • How Green is Your Valley?
        The global explosion in IT, combined with rapidly escalating energy costs, has chipmakers asking how much does it really cost to run today’s computers/servers, and what can be done to provide more energy-efficient solutions?
  • Features

    • Cover Article

    • Deposition

      • Combinatorial PVD and ALD workflows for cost-effective R&D
        Special workflows using combinatorial technology applied to physical vapor deposition (PVD), atomic layer deposition (ALD) and wet processes can be utilized for applications including development of alternative non-volatile memory and metal gate high-k dielectrics for high-performance logic.
    • Wafer Thinning

      • Meeting current and future wafering challenges
        Currently, the multi—wire slurry sawing (MWSS) technique is the leading technology for high precision machining of large cross—sectional area wafers for both the semiconductor and photovoltaic industries.
    • 3D Interconnect

    • Sockets

      • Burn-in Test Socket Challenges
        This article provides a broad review of the issues affecting socket usage: lead-free challenges, finer pitch adjustments, cost control, standardization, practical customer concerns, and improvements needed for 3D packages and other innovations on the horizon.
    • Test

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the semiconductor industry moves toward smaller geometries, manufacturing processes are becoming more complex. In particular, they’re more deman...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 2

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS