Harris uses SMIF without Class 1 conditions

Harris uses SMIF without Class 1 conditions

Harris Semiconductor has achieved rapid rampup of its Mountaintop, PA, power MOS wafer fab, and is using SMIF technology without Class 1 cleanrooms to hold down costs.

Unlike many fabs equipped with SMIF minienvironments, Fab 8 does not keep its cleanrooms at Class 1. This approach results in substantial savings, both in facilities and operations. "If the fab were a Class 1 ballroom, it would require three to four times the amount of air-handling equipment we`re using," noted David Hollock, 200-mm Wafer Fab Project Leader, Manufacturing.

Mike Wieder of Air Filtration Management Inc., Bethlehem, PA, a pre-building consultant, added, "This fab subscribes to total isolation technology. They maximized the benefit of that. They realized that the environment around needs to be clean - to be controlled - but we do not need to overdesign and compensate for the Class 1 environment. And they took those attributes and were, in turn, able to capitalize on the downsizing of the other parts of the environment and look to the efficiencies."

Fab 8`s 24,500-ft2 cleanroom was designed at Class 1000 with its minienvironments certified at Class 1 or sub-Class 1. The fab was certified at better than Class 100. Seventy percent of the tools are SMIF-integrated, while the remaining 30 percent are enclosed in adaptive SMIFs and minienvironments. An attached maintenance area of about 5500 ft2 also operates at Class 1000. Fab technicians can go back and forth between the maintenance area and the fab environment without de-gowning.

The fab boasts windows and generous expanses of glass throughout the facility. The site itself includes an additional 40 acres of woods for the next expansion. A building automation system monitors 3000 points throughout the fab, automatically paging the appropriate maintenance mechanic. The ballroom-type diffusion area uses BTI furnaces, and Harris is currently working with Asyst software on a tool integration project, which will probably take another 9-12 months, and is about 30 percent complete. The company expects to "just about eliminate throughput/yield problems," says Burrell, with lot validation and automatic recipe downloading.

- Susan English-Seaton, Cleanrooms magazine

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

EMS debuts low-cost conductive LED die attach adhesive

April 29, 2013 Engineered Material Systems debuted its CA-105 Low-Cost Conductive LED Die Attach Adhesive for attaching LEDs and other small s...

MoSys announces support of GigaChip interface

April 23, 2013 MoSys, a provider of semiconductor solutions, today announced that Macnica Americas, a provider of semiconductor distribution a...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Innovation in Semiconductor Manufacturing Instrumentation

As the semiconductor industry moves toward smaller geometries, manufacturing processes are becoming more complex. In particular, they’re more deman...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS