Signetics introduces an alternative to standard plastic ball grid array packages

03/12/2013

Signetics Corporation today introduced their new MapBGA package to the industry. This alternative to standard PBGA packaging has improved reliability and design flexibility due to its unique assembly process. A one shot side gate map molding process is used to cover the entire substrate area, protecting the active traces and vias. This process allows for more efficient use of the substrate panels and strips with as much as 55% more units per panel verses a typical PBGA package. The process is very robust as it uses proven transfer molding equipment and the mold clamps only touch the non-active area of each strip. Also, the assembled devices are saw singulated, eliminating mechanical stress on the package from traditional punch methods of singulation. Finally, the map molding process allows the package to have a larger mold cap and in turn, accommodate a larger die.

"Mature packages such as the PBGA must continue to evolve to meet the changing demands of applications", stated YS Kim, vice president of engineering at Signetics. "The MapBGA package is able to provide that extra amount of design flexibility and reliability using proven assembly technologies and equipment to make it a cost effective alternative to standard PBGA," continued Kim.

 Signetics offers a broad range of ball grid array (BGA) packaging including flip chip, stacked die, multi-chip and thermally enhanced variations. Assembly partnerships with Tier 1 device manufacturers has helped drive Signetics to continue to develop these next generation BGA packages to create a dynamic portfolio of semiconductor assembly solutions.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Picosun’s 300mm ALD cluster tools selected for new memory applications

April 10, 2013 Picosun Oy, an Atomic Layer Deposition (ALD) equipment manufacturer, reports that its PICOPLATFORM 300 ALD cluster tool has bee...

Bruker introduces new AFM semiconductor characterization solution

April 4, 2013 Bruker announced today the release of the Dimension Icon SSRM-HR, a new atomic force microscope (AFM) configuration including t...

Ferrotec Temescal introduces electron beam metallization system

April 3, 2013 The Temescal Division of Ferrotec Corporation today announced the Temescal UEFC-5700, a ultra-high efficiency electron beam met...

ProPlus Design Solutions launches SPICE simulator for giga-scale simulations

April 3, 2013 ProPlus Design Solutions, Inc. yesterday launched NanoSpice, the next-generation high-capacity, high-performance parallel SPICE...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Innovation in Semiconductor Manufacturing Instrumentation

As the semiconductor industry moves toward smaller geometries, manufacturing processes are becoming more complex. In particular, they’re more deman...

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 2

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS