Lattice announces world’s smallest FPGA

03/11/2013

Lattice Semiconductor Corporation today announced the iCE40 LP384 FPGA, the smallest member of its iCE40 family of ultra-low density FPGAs. Enabling designers to rapidly add new features and differentiate cost-sensitive, space-constrained, low-power products, the new small footprint FPGA is ideal for applications such as portable medical monitors, smartphones, digital cameras, eReaders, and compact embedded systems.

The tiny, low-power, low-cost iCE40 LP384 FPGA has a capacity of 384 LUTs; consumes 25-Microwatts static core power; comes in packages as small as 2.5mm x 2.5mm with a migration path to 2.0mm x 2.0mm; and costs less than 50 cents per unit in multi-million unit quantities.

"While system footprints continue to shrink, designers must constantly search for new ways to add more functionality so they can process more information," said Brent Przybus, senior director of Corporate and Product Marketing at Lattice Semiconductor. "The iCE40 LP384 FPGA offers the perfect architecture for capturing and processing large amounts of data at hardware speeds while using very little power and board space. It deftly handles system tasks such as managing sensor interfaces, adapting to new interface standards, and offloading the CPU without requiring fully custom-designed chips."

New applications drive hardware innovation

The exponential growth of handheld applications is creating new challenges for hardware designers. Many new applications today connect end users with data collected from a growing number of sensors that measure natural phenomena such as temperature, moisture, light, and positioning. At the same time the growing use of video is driving the deployment of new low power, display technology that not only enhances the visual experience, but does so without breaking stringent power budgets.

Moreover, small automated control units are now being used to maximize energy efficiency and security in buildings and homes by responding to light, infrared, noise, and by adjusting fans, blinds, and temperature controls. Designers of these types of equipment must find ways to shrink the size of their systems while differentiating their products from competitive market offerings.

The iCE40 LP384

The iCE40 LP384 FPGA includes the programmable logic, flexible IO, and on-chip memory necessary to process data at speeds greater than ASSPs or companion microprocessors while simultaneously reducing power consumption for an equivalent cost. Lattice also provides reference designs and application notes to accelerate development and reduce time-to-market by several months.

Development software

Lattice's iCEcube2™ development software is a feature-rich development platform for Lattice's iCE40 FPGAs. It integrates a free synthesis tool with Lattice's placement and routing tools. It also includes the Aldec Active-HDL™ simulation solution, with Waveform Viewer and an RTL/gate-level mixed-language simulator.

The iCEcube2 design environment also includes key features and functions that help facilitate the design process for mobile applications. These features and functions include a project navigator, constraint editor, floorplanner, package viewer, power estimator, and static timing analyzer. Please contact your local Lattice sales representative for information on how to download a free license for Lattice iCEcube2 software for use with iCE40 LP384 FPGAs.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Picosun’s 300mm ALD cluster tools selected for new memory applications

April 10, 2013 Picosun Oy, an Atomic Layer Deposition (ALD) equipment manufacturer, reports that its PICOPLATFORM 300 ALD cluster tool has bee...

Bruker introduces new AFM semiconductor characterization solution

April 4, 2013 Bruker announced today the release of the Dimension Icon SSRM-HR, a new atomic force microscope (AFM) configuration including t...

Ferrotec Temescal introduces electron beam metallization system

April 3, 2013 The Temescal Division of Ferrotec Corporation today announced the Temescal UEFC-5700, a ultra-high efficiency electron beam met...

ProPlus Design Solutions launches SPICE simulator for giga-scale simulations

April 3, 2013 ProPlus Design Solutions, Inc. yesterday launched NanoSpice, the next-generation high-capacity, high-performance parallel SPICE...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Innovation in Semiconductor Manufacturing Instrumentation

As the semiconductor industry moves toward smaller geometries, manufacturing processes are becoming more complex. In particular, they’re more deman...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 2

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS