STMicroelectronics 28nm FD-SOI technology hits 3GHz operating speed

02/20/2013

STMicroelectronics (NYSE: STM) announced today another milestone in its testing of its 28nm FD-SOI Technology Platform. Following the Company’s December announcement of the successful manufacturing of System on Chip (SoC) integrated circuits, ST today announced that application-processor engine devices manufactured at the Company’s Crolles, France fab, were capable of operating at 3GHz with even greater power efficiency at a given operating frequency than alternate technologies.

This announcement follows on the heels of recent announcements from other organizations to utilize FD-SOI technologies. Moore’s Law—the observation that the number of transistors on a chip doubled about every two years—has driven the semiconductor industry over the past 50 years to shrink the size of the transistors, which are essentially miniature on/off switches. The increased density from these size reductions have given consumers the explosion of new and more exciting features at lower-cost that we’ve come to expect. In parallel, these new features are able to operate at clock speeds that allow the phones to respond to your commands—by keypad, touchpad, and now voice—almost before you finish expressing the command.

Now, as those transistors shrink to nanoscale dimensions where about 450 transistors can fit within the diameter of a human hair, physics are challenging the traditional high-speed and low-power advantages of planar CMOS technology manufactured on bulk silicon wafers. FD-SOI technology is a major breakthrough in the pursuit of miniaturization of electronic circuits, and the achievement of 3GHz operating speed for an application-processor engine presages the adoption of FD-SOI in portable equipment, digital still cameras, gaming and ASICs for a range of applications. Of the next-generation process technologies, FD-SOI alone has proven its ability to meet the industry’s highest performance and lowest power demands that are vital to delivering graphics and multimedia that amaze without sacrificing battery life.

“As we had anticipated, FD-SOI is proving to be fast, simple and cool; we had fully expected to see 3GHz operating speeds, the design approach is very consistent with what we had been doing in bulk CMOS, and, with the benefits of fully depleted channels and back biasing, the low-power requirements are also meeting our expectations,” said Jean-Marc Chery, Executive Vice President, General Manager Digital Sector, and Chief Technology and Manufacturing Officer of STMicroelectronics.

Reinforcing the point of simplicity, ST has found porting Libraries and Physical IPs from 28nm Bulk CMOS to 28nm FD-SOI to be straightforward, and the process of designing digital SoCs with conventional CAD tools and methods in FD-SOI to be identical to Bulk, due to the absence of MOS-history-effect. FD-SOI enables production of highly energy-efficient devices, with the dynamic body-bias allowing instant switch to high-performance mode when needed and return to a very-low-leakage state for the rest of the time – all in a totally transparent fashion for the application software, operating system, and the cache systems. Finally, FD-SOI can operate at significant performance at low voltage with superior energy efficiency versus Bulk CMOS.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Picosun’s 300mm ALD cluster tools selected for new memory applications

April 10, 2013 Picosun Oy, an Atomic Layer Deposition (ALD) equipment manufacturer, reports that its PICOPLATFORM 300 ALD cluster tool has bee...

Bruker introduces new AFM semiconductor characterization solution

April 4, 2013 Bruker announced today the release of the Dimension Icon SSRM-HR, a new atomic force microscope (AFM) configuration including t...

Ferrotec Temescal introduces electron beam metallization system

April 3, 2013 The Temescal Division of Ferrotec Corporation today announced the Temescal UEFC-5700, a ultra-high efficiency electron beam met...

ProPlus Design Solutions launches SPICE simulator for giga-scale simulations

April 3, 2013 ProPlus Design Solutions, Inc. yesterday launched NanoSpice, the next-generation high-capacity, high-performance parallel SPICE...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Innovation in Semiconductor Manufacturing Instrumentation

As the semiconductor industry moves toward smaller geometries, manufacturing processes are becoming more complex. In particular, they’re more deman...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 2

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS