Researcher finds faster, more efficient technique for creating high-density ceramics

A researcher from North Carolina State University has developed a technique for creating high-density ceramic materials that requires far lower temperatures than current techniques – and takes less than a second, as opposed to hours. Ceramics are used in a wide variety of technologies, including body armor, fuel cells, spark plugs, nuclear rods and superconductors.

At issue is a process known as “sintering,” which is when ceramic powders, such as zirconia, are compressed into a desired shape and exposed to high heat until the powder particles are bound together into a solid, but slightly porous, material. But new research from Dr. Jay Narayan, John C. Fan Distinguished Chair Professor of Materials Science and Engineering at NC State, may revolutionize the sintering process.

Narayan’s new technique, selective-melt sintering, allows sintering of yttria-stabilized zirconia at 800 degrees Celsius (C) – instead of the conventional 1450 C. In addition, using the selective-melt sintering technique, it is possible to sinter zirconia at 800 C in less than a second, and create a material with no porosity at all. In contrast, traditional sintering techniques take four to five hours at 1450 C.

“This technique allows you to achieve ‘theoretical density,’ meaning it eliminates all of the porosity in the material,” Narayan says. “This increases the strength of the ceramic, as well as improving its optical, magnetic and other properties.”

The key to Narayan’s approach is the application of an electric field, at approximately 100 volts per centimeter, to the material. When this field is applied, it creates subtle changes in the material’s grain boundaries – where atoms from different crystals meet in the material. Namely, the field draws defects to the grain boundary. These defects consist of vacancies (missing atoms) which can carry charges. The defects are negatively charged and draw current from the electric field to the area – which raises the temperature along the grain boundary.

Raising the temperature along the grain boundary means that the material can be sintered at a much lower temperature, because sintering is done by selectively melting the grain boundaries to fuse the crystals together.

Normally you would have to apply enough heat to raise the mass of all the material to the melting point, even though you only need to melt the grain boundary. Pre-heating the grain boundary with an electric field is what allowed Narayan to lower the sintering temperature from 1450 C to 800 C and sinter the material much more quickly.

The work is described in two papers published online this month in Scripta Materialia. The papers are Grain growth model for electric field-assisted processing and flash sintering of materials, and an invited viewpoint paper, New mechanism for field-assisted processing and flash sintering of materials. Narayan is the sole author.

 

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

COMSOL Multiphysics 4.3b offers new additions to simulation platform

May 16, 2013 COMSOL Inc., a multiphysics simulator software developer, recently announced the release of major new additions to the COMSOL s...

Spectra-Physics introduces industrial picosecond laser

May 10, 2013 Spectra-Physics, a Newport Corporation brand, introduces Spirit ps 1040-10, an industrial-grade picosecond laser for precision ...

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS