SRC, DARPA unveil university research center network

Semiconductor Research Corporation (SRC) and the Defense Advanced Research Projects Agency (DARPA) announced that $194 million will be dedicated during the next five years to six new university microelectronics research centers to support the continued growth and leadership of the U.S. semiconductor industry.

The new Semiconductor Technology Advanced Research network (STARnet) includes:

  • the Center for Future Architectures Research (C-FAR) at the University of Michigan;
  • the Center for Spintronic Materials, Interfaces and Novel Architectures (C-SPIN) at the University of Minnesota;
  • the Center for Function Accelerated nanoMaterial Engineering (FAME) at the University of California, Los Angeles;
  • the Center for Low Energy Systems Technology (LEAST) at the University of Notre Dame;
  • the Center for Systems on Nanoscale Information fabriCs (SONIC) at the University of Illinois at Urbana-Champaign; and
  • the TerraSwarm Research Center at the University of California, Berkeley.

“STARnet is a collaborative network of stellar university research centers whose goal is to enable the continued pace of growth of the microelectronics industry, unconstrained by the daunting list of fundamental physical limits that threaten,” said Gilroy Vandentop, the new SRC program executive director.

STARnet is funded by the DARPA as part of the Department of Defense and U.S. semiconductor and supplier industries as a public-private partnership. Annually, $40 million is dedicated to the program, with each center receiving about $6 million.

SRC administers the STARnet program. Industry partners include Applied Materials, GLOBALFOUNDRIES, IBM, Intel Corporation, Micron Technology, Raytheon, Texas Instruments and United Technologies.

By bringing together industry participants and DARPA, SRC has a successful track record of not only helping provide state-of-the-art military applications, but also laying the foundation for advancing the microelectronics industry. Beyond military applications and workforce benefits, SRC technologies arising from this university research make significant contributions to the $144 billion U.S. semiconductor industry.

The STARnet program supports 145 research professors and about 400 graduate students at 39 universities overall (including those from the six research centers). The program is also helping develop the next-generation of Ph.D. graduates in electrical engineering, computer science, and the physical sciences.

The specific missions of the STARnet university research centers include:

  • C-FAR at University of Michigan: Research future scalable computer systems architectures that maximally leverage emerging circuit fabrics to enable whole new commercial/defense application areas through a highly collaborative research agenda. Participating universities include: Columbia, Duke, Georgia Tech, Harvard, MIT, Northeastern, Stanford, UC Berkeley, UCLA, UC San Diego, Illinois, Washington and Virginia.
  • C-SPIN at University of Minnesota: Bring together multi-disciplinary researchers in the area of spintronic materials, devices, circuits and architectures to explore and create the fundamental building blocks that allow revolutionary spin-based multi-functional, scalable memory devices and computational architectures to be realized. Participating universities include: UC Riverside, Cornell, Purdue, Carnegie Mellon, Alabama, Iowa, Johns Hopkins, MIT, Penn State, UC Santa Barbara, Michigan, Nebraska and Wisconsin.
  • FAME at UCLA: Create and investigate new nonconventional atomic scale engineered materials and structures of multi-function oxides, metals and semiconductors to accelerate innovations in analog, logic and memory devices for revolutionary impact on the semiconductor and defense industries. Participating universities include: Columbia, Cornell, UC Berkeley, MIT, UC Santa Barbara, Stanford, UC Irvine, Purdue, Rice, UC Riverside, North Carolina State, Caltech, Penn, West Virginia and Yale.
  • LEAST at Notre Dame: Explore the physics of new materials and devices that can lead to disruptive advances in integrated circuits and systems, and focus on discovering the best material systems for ultralow voltage and steep transistors. Participating universities include: Carnegie Mellon, Georgia Tech, Penn State, Purdue, UC Berkeley, UC San Diego, UC Santa Barbara, UT Austin and UT Dallas.
  • SONIC at the University of Illinois at Urbana-Champaign: Enable equivalent scaling in beyond-CMOS nanoscale fabrics by embracing their statistical attributes within statistical-inference-based applications, architectures and circuits to achieve unprecedented levels of robustness and energy efficiency. Participating universities include: UC Berkeley, Stanford, UC Santa Barbara, UC San Diego, Michigan, Princeton and Carnegie Mellon.
  • TerraSwarm at UC Berkeley: Enable the simple, reliable and secure deployment of a multiplicity of advanced distributed sense-control-actuate applications on shared, massively distributed, heterogeneous and mostly uncoordinated swarm platforms through an open and universal systems architecture. Participating universities include: Michigan, Washington, UT Dallas, Illinois at Urbana-Champaign, Penn, Caltech, Carnegie Mellon and UC San Diego.

For more information on STARnet, visit http://www.src.org/program/starnet/.

 

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS