IBM demos high-performance CMOS on flexible plastic substrates

09/17/2012

Flexible circuitry promises a host of innovative biomedical, security, wearable and other products. To date, flexible circuits have offered only limited performance because plastic substrates aren’t compatible with the high temperatures/harsh processes needed to make high-performance CMOS devices.

Some attempts have been made to fabricate high-performance CMOS on silicon substrates and then transfer the devices to plastic, but this has been complex and expensive. At the International Electron Devices Meeting (IEDM), for the first time, a way around this will be unveiled. IBM researchers will demonstrate high-performance state-of-the-art CMOS circuits —including SRAM memory and ring oscillators—on a flexible plastic substrate. The image above is a photo of the final 100-mm-diameter flexible ETSOI circuit on plastic.

The extremely thin silicon on insulator (ETSOI) devices had a body thickness of just 60 angstroms. IBM built them on silicon and then used a simple, low-cost room-temperature process called controlled spalling, which essentially flakes off the Si substrate. Then they transferred them to flexible plastic tape.

The devices had gate lengths of <30 nm and gate pitch of 100 nm. The ring oscillators had a stage delay of just 16 ps at 0.9 V, believed to be the best reported performance for a flexible circuit. A slight degradation of delay for the flexible sample after the layer transfer comes from degradation of p-FET performance due to strain effects.

The image below is a cross-sectional view taken by a TEM electron microscope after selective removal of the residual silicon, confirming the structural integrity of the device.

 

Visit the Semiconductors Channel of Solid State Technology, and sign up for our WaferNEWS e-newsletter!

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS