Singapore IME, Nikon building R&D lab for sub-20nm semiconductor litho

December 27, 2012 - Nikon and Singapore's Institute of Microelectronics (IME), a research institute of the Science and Engineering Research Council of the Agency for Science, Technology and Research (A*STAR), are jointly setting up a R&D lab to develop optical lithography technology for semiconductor manufacturing.

The efforts will include multipatterning and directed self-assembly techniques for ArF deep-ultraviolet (DIV) dry and immersion lithography down to 20nm and beyond, targeting applications from logic to high-density and nonvolatile memory, nanophotonics, and nanoelectromechanical systems (NEMS).

For Nikon, the collaboration will add to new capabilities in Singapore, tapping into IME's infrastructure, process technology, and talent pool to learn future process technology and continue to push ArF immersion litho for several more device nodes. "Nikon will gain knowledge of future process technology and total solution, which will be important for our lithography system development,” stated Kazuo Ushida, president of Nikon Precision Equipment Company. "We are very excited to partner with one of the most advanced and established institute in the Asia region."

For the IME, the Nikon JDA shows how it can develop and nurture a local ecosystem for advanced R&D through industry partnerships, developing advanced technologies from process steps to metrology to materials. "Nikon is an ideal technology partner well-established in technical excellence to help IME enhance and expand our R&D capabilities to meet the needs of the industry,” stated Prof. Dim-Lee Kwong, executive director of the IME.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS