Researchers from ST and CEA-Leti receive Général Ferrié Award

12/05/2012

A team of STMicroelectronics and CEA-Leti researchers have received the 2012 Général Ferrié Award. Considered to be the highest award in electronics R&D in France, the Général Ferrié annual award honors an engineer or a scientific team whose work has made a significant contribution to the progress of electronics and its applications.

The award honors the memory of Gustave-Auguste Ferrié (1868-1932), who was an engineer, French general, and pioneer in radio diffusion. He was responsible for the installation of the radio-emitting station on the Eiffel Tower in 1904. In 1917, his devices enabled the interception of messages from spy Mata Hari and helped end her espionage activities.

The team members presented were Claire Fenouillet-Béranger and Olivier Faynot from Leti, and Stéphane Monfray and Frédéric Bœuf from ST. They were honored for their work on FD-SOI (Fully Depleted Silicon-On-Insulator) technology, which is a major technological breakthrough in the pursuit of miniaturization of electronic circuits.

Since the beginning of the 1960s, the chip industry’s efforts to meet the growing demand for computing power have followed Moore’s Law, which recognized that the number of transistors on integrated circuits doubles approximately every two years.

However, the industry today faces a major constraint: the growing difficulty to control the electrical behavior of transistors once their size shrinks below 100nm. Work begun around the turn of the century by the advanced-modules teams at ST and Leti has made it possible to quantify the improvement that new methods bring to conventional transistor performance.

Over time, the idea of making transistors on a substrate of ultra-thin silicon resting on an insulator was developed as an alternative to making transistors on thicker silicon without the insulator. The result was Fully Depleted Silicon-On-Insulator (FD-SOI). This planar technology uses manufacturing processes that are already in place for conventional technologies. Other approaches, including one calledFinFET, require disruptive changes to design techniques and process technologies because it relies on 3-D transistors.

In fact, the four researchers were able to validate the technological choice for FD-SOI, while also enabling its industrialization. They identified three key advantages to this approach:

  • The production process is very close to that used in existing standard technologies (“Bulk” for silicon monocrystalline substrates)
  • The transfer of circuit designs from bulk to FD-SOI technology is significantly easier than with FinFET, because the approach continues to use a planar geometry
  • This technology is very attractive for mobile applications such as smartphones and tablets, which simultaneously require high performance and low power consumption

“This award acknowledges more than 20 years of Leti’s R&D work on SOI,” said Laurent Malier, CEO of Leti. “Leti is very proud to have succeeded in developing this technology through to the industrial level and to have made it an excellent candidate for components that are being integrated into mobile devices for the ideal compromise they allow between speed and power consumption.”

Thomas Skotnicki, director advanced devices, ST and IEEE Fellow, said, “The perseverance and quality in the work of Claire, Frédéric, Olivier and Stéphane, at the heart of the advanced-component teams, demonstrated different transistor concepts for thin-film and overcame all obstacles to industrialization.”

ST Executive Vice President Joël Hartmann, head of front-end manufacturing and process R&D, Digital Sector, added: “In an industry of fierce global competition striving to continually miniaturize components, I am particularly proud to see this long cooperation between CEA and ST rewarded.”

The Dec. 3 awards ceremony was presided over by Paul Friedel, president of SEE (Société de l’Electricité, de l’Electronique et des Technologies de l’Information et la Communication) and Erich Spitz of the Academy of Sciences and the Academy of Technologies, and president of the Committee for Awards and Distinctions.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 

LIVE NEWS FEED

There is no current content available.


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS