Imec to collaborate with Canon Anelva and TEL on STT-MRAM

imec announced two research collaboration efforts to advance STT-MRAM technology, an alternative high-density memory technology. The developments include working with Canon Anelva Corp. on its deposition tool and working with Tokyo Electron (TEL) on its Tactras etch tool, both installed in imec’s 300mm cleanroom.

STT-MRAM is spin-transfer torque magnetoresistive random access memory. Imec's STT-MRAM program, launched in November 2011, is intended to explore performance beyond 1ns and scalability beyond 10nm for embedded and standalone applications.

Canon Anelva Corp., a supplier of processing equipment for the semiconductor device manufacturing industry, and imec will collaborate on the establishment of the baseline process for magnetic tunnel junctions (MTJs), joint R&D on thin film deposition and stack engineering for high-density STT-MRAM, and the development of integrated STT-MRAM devices.

Tokyo Electron (TEL) http://www.tel.com, a supplier of semiconductor production equipment, and imec are extending their collaboration and will be working on TEL’s Tactras etch tool, which complements imec’s 300mm dedicated STT-MRAM tool set. The Tactras tool enables imec and TEL to jointly develop the patterning processes for high-density STT-MRAM technology. The tool is designed for in-situ cluster patterning of the magnetic tunnel junction (MTJ) stack, which is key for advanced memory technology nodes.

Last month, TEL joined imec's bio-research program Human++ 

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

Join The ConFab discussion

Tue Feb 26 11:27:00 CST 2013

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS