ST pairs with Samsung for 32/28nm HKMG

10/01/2012

October 1, 2012 - STMicroelectronics says it is using Samsung Electronics' foundry services for 32nm/28nm high-k/metal gate (HKMG) process technology, and have taped out a dozen system-on-chip devices.

ST was a member of "the Crolles2 alliance in the 1990s and early 2000s with Philips Semiconductors (now NXP), and later Freescale and TSMC. When that alliance concluded, ST paired up with the International Semiconductor Development Alliance (ISDA) alongside IBM, GlobalFoundries, Infineon, Renesas, Samsung, and Toshiba to evaluate and develop 32nm/28nm and 22/20nm CMOS process technologies.

"A foundry relationship with ST demonstrates our commitment to advanced process technology and our 32/28nm HKMG process-technology leadership," stated Kwang-Hyun Kim, EVP of foundry business, device solutions, Samsung Electronics. "We have aggressively ramped 32/28nm capacity and will continue to deliver the most advanced process solutions to our customers."

"In addition to delivering waves of innovative new products, another key to ST's success in each of our target markets is working with industry leaders," added Jean-Marc Chery, EVP and CTO for STMicroelectronics. "Both ST and Samsung have worked together on advanced process-technology development through the ISDA and that experience has provided significant insight into our ability to work together to meet our objectives and thus provide unique service to our customers in demanding and fast-moving markets."

STMicroelectronics has been working with Soitec, Leti, and IBM on fully depleted silicon-on-insulator (FDSOI) technology starting at the 28nm node; this summer GlobalFoundries was chosen to make ST's proprietary FDSOI at both 28nm and 20nm nodes, and wireless giant ST-Ericcson plans to use the technology in future mobile platforms. It's not immediately clear whether or how partnering with Samsung changes this strategy. (Other industry watchers quote ST execs as including both GlobalFoundries and Samsung in their FDSOI plans.)


Visit the Semiconductors Channel of Solid State Technology, and sign up for our WaferNEWS e-newsletter!

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS