Qcept sells NVD inspection tool for semiconductor process development and integration

08/06/2012
Qcept Technologies' ChemetriQ 5000 semiconductor metrology tool.

August 6, 2012 - PRNewswire -- A “leading semiconductor technology innovator” ordered Qcept Technologies Inc.’s ChemetriQ 5000 non-visual defect (NVD) inspection system for unit process development and process integration activities for advanced nodes, including 2Xnm and 1Xnm logic nodes for both front-end-of-line and back-end-of-line processes.

Applying the ChemetriQ 5000’s metrology characteristics for unit process development and process integration enables new looks at the surface characteristics of the wafer after a single process step, as well as how the surface characteristics evolve through an integrated process flow. NVD inspection enables leading-edge fabs to identify yield-loss-inducing issues that do not match any physical defect data. Also read: Impact of charge during gate oxide patterning on yield by Jungtae Park, Samsung Electronics Co.; Sungjin Cho and Jeff Hawthorne, Qcept Technologies Inc.

Qcept's ChemetriQ platform is being adopted in critical processes for inline, non-contact, full-wafer detection of such NVDs as sub-monolayer organic and metallic residues, process-induced charging, and other undesired surface non-uniformities that cannot be detected by conventional optical inspection equipment.

"The ability of the ChemetriQ 5000 to inspect any wafer at any layer at any time without requiring a change in recipe makes it uniquely suited for the type of advanced process development and integration work that this customer is doing," stated Robert Newcomb, executive vice president of Qcept Technologies. The customer, headquartered in North America, was not named in the release.

Qcept Technologies delivers wafer inspection solutions for non-visual defect (NVD) detection in advanced semiconductor manufacturing. More information can be found at www.qceptech.com.

Visit the Semiconductors Channel of Solid State Technology!

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 

LIVE NEWS FEED

There is no current content available.


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS