Semiconductor IP myths and revenue growth

07/19/2012

July 19, 2012 -- With 18.9% revenue growth, third-party semiconductor intellectual property (SIPs) seem to have had a good year in 2011. However, Semico reports, several very interesting trends in the SIP and broader system-on-a-chip (SoC) markets are hidden under the top-level numbers.

Semico broke the SIP market into ten separate IP categories, with data and analysis of the trends prevalent for each:

  • CPU Cores
  • Embedded Memory
  • Video and Graphics
  • Security
  • Chip Enhancement
  • DSP Cores
  • Analog
  • Logic
  • Interface
  • Interconnect

Semico examined areas such as the average licensing revenues per SoC design, the average royalties per SoC part and the average service revenues per SoC design. One of the little discussed areas of IP licensing is the fact that companies that are doing multiple SoC designs license the IP they use several blocks at a time and amortize the costs over several designs. This results in lower total licensing costs per design -- counter to the prevailing wisdom that IP costs are skyrocketing out of sight. 

Analog IP is also often called an unsustainable business model. Analog IP is expected to grow at a 2011-2016 CAGR of 24.8% with licensing revenues reaching a CAGR of 25.1%. Analog IP at 40nm and below is very difficult to create and maintain, which means licensing and services fees will both increase over the forecast period.

Semico Research Corp. launched a new report: 3rd Party SIP Market Analysis and Forecast by Quarter (SC104-12), which looks at the SIP market by quarter from 1Q06-4Q16.

Semico is a semiconductor marketing & consulting research company. Access report information at www.semico.com.

Visit the Semiconductors Channel of Solid State Technology!

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS