AMAT debuts ion implant tool for high-yield 20nm semiconductor fab

06/06/2012
Applied Varian VIISta Trident single-wafer, high-current ion implant system

June 6, 2012 -- Applied Materials Inc. (NASDAQ:AMAT) introduced the Applied Varian VIISta Trident single-wafer, high-current ion implant system, which embeds dopant atoms on 20nm semiconductor wafers at high yields.

"A typical advanced logic chip requires as many as 60 implant steps, including co-implant and precision materials modification applications, many of which are critical to device performance," noted Bob Halliday, VP and GM of Applied's Varian business unit.

The VIISta Trident precisely tailors dopant concentration and depth profile to optimizing dopant activation and suppress defects in the extension, source/drain junction and contact regions at 20nm. The tool has a proprietary dual-magnet ribbon beam architecture for enhanced performance at low energy. The system's Energy Purity Module virtually eliminates high-energy species that can "smear" the transistor channel. Integrated cryogenic technology enables production implants as low as -100°C, which Applied points to as vital for making embedded SRAM cells for on-chip cache memory, where the six or eight transistors that make up each cell must be precisely matched.

All major foundries fabricating 20nm chips today are using Applied Materials VIISta Trident systems as tool of record.

The Trident system is one of several technologies Applied Materials will introduce in connection with SEMICON West 2012, to be held on July 10-12 in San Francisco, CA.

Applied Materials Inc. (Nasdaq:AMAT) provides equipment, services and software to enable the manufacture of advanced semiconductor, flat panel display and solar photovoltaic products. Learn more at www.appliedmaterials.com.

Visit the Semiconductors Channel of Solid State Technology!

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS