Silicon germanium grown monolithically to avoid crystal defects

03/16/2012

March 16, 2012 -- A research team from ETH Zurich, CSEM, the Politecnico di Milano and Università di Milano-Bicocca manufactured defect-free structures of different semiconductors on silicon wafers, using semiconductor manufacturing processes.

The structures are grown monolithically, with silicon wafers pattered via photolithography and etched into a structure with trenches separating elevated regions (see the image). This allows arrays of individual crystals separated by gaps in the tens of nanometers. Trench depth typically exceeds width (a few micrometers). Semiconductor structures are then grown on each elevated area, with minimal separation of neighboring crystals.


Image: Perspective scanning electron micrograph (SEM) of an 8um-tall array showing germanium crystals grown on silicon pillars. SOURCE: ETH Zurich.



The researchers can tailor structure thickness via this method. Crystal defects are eliminated due to this manufacturing method, which also avoids layer bonding technologies. The different coefficients of thermal expansion (CTE) of each element does not induce layer cracking, as seen in other heterogenous integrations with continuous layers.

Defect-free germanium structures were created on top of silicon wafers at a record height of 50µm.

This silicon-germanium manufacturing process could be tailored to other material combinations with similar results.

Applications for the defect-free monolithic structures include energy-resolving X-ray imaging detectors with ultra-high spatial resolution, using thick germanium absorbers; high-efficiency multiple-junction solar cells; and power electronic devices grown onto large silicon wafers.

The Swiss research is funded by the Nano-Tera project "NEXRAY" or Next Generation X-ray Systems.  

The results are presented in the March 1, 2012 issue of Science, "Scaling Hetero-Epitaxy from Layers to Three-Dimensional Crystals."

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS