Gudeng Precision designs EUV lithography pod with VICTREX material for low contamination

03/22/2012
Gudeng Precision's EUV lithography pod made with VICTREX PEEK-ESD 101.

March 22, 2012 -- Photomask provider Gudeng Precision Industrial Co., LTD, will use VICTREX PEEK-ESD 101 to make its first commercialized extreme ultraviolet (EUV) lithography pod. The material will help prevent contamination on advanced semiconductor wafers during the litho step.

Watch: Litho contaminants: Getting ready for EUV

The Gudeng EUV dual-pod design has an inner pod made with metal and an outer pod made with VICTREX PEEK-ESD 101 to maintain a contamination-free environment. VICTREX PEEK-ESD 101 is used for all of the photo mask contact components and the housings.

VICTREX PEEK-ESD 101 is a good EUV pod base material because of its high surface hardness, low particle generation, high purity and tight tolerance ESD. Contamination levels can be effectively reduced, and the level of wear resistance can be increased significantly compared to incumbent materials.

Contamination-free reticle handling is required for high yields at smaller semiconductor nodes. The design is based on a specification jointly defined by International SEMATECH Manufacturing Initiative (ISMI) and Advanced Semiconductor Material Lithography (ASML). The enhanced Gudeng EUV pod also meets the SEMI E152 standard.

The new photomask carriers are driven by increasing customer interest in moving to EUV lithography for 20nm and 14nm semiconductor designs, which require the 13.5nm wavelength of an EUV litho tool, said Bill Chiu, chairman of Gudeng Precision.

For more information on the VICTREX PEEK-ESD 101 material, visit the Victrex website at www.victrex.com.

Gudeng Precision Industrial manufactures and designs injection molding and high-precision parts, providing ultra-clean mask transportation/storage packaging and cleaning equipment for PSM and high-level masks. For more information, visit www.gudeng.com.

Subscribe to Solid State Technology

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS