Graphene FET enables high-frequency mixer circuits

January 3, 2011 -- Chalmers University of Technology researchers created a novel subharmonic graphene field-effect transistor (FET) mixer at microwave frequencies, which could serve as the basis of more compact circuit designer at high frequencies, integrated with silicon.

Figure 1. SEM of a graphene FET created at Chalmers.



A mixer combines two or more electronic signals into one or two composite output signals. At THz frequencies, mixers can be used in radar systems, radio astronomy, process monitoring, and environmental monitoring for high-resolution imaging and high-speed data acquisition. Large-scale mixer arrays or multi-pixel receivers require sensitivity, compact form factors, and power efficiency.

Graphene can switch between hole or electron carrier transport via the field effect, a symmetrical electrical characteristic that can benefit radio frequency (RF) applications. Chalmers researchers built the graphene FET (G-FET) subharmonic resistive mixer using only one transistor, circumventing the need for additional feeding circuits that take up space and power. The new type of mixer requires less wafer area when constructed and can open up for advanced sensor arrays, for example for imaging at millimeter waves and even sub millimeter waves as G-FET technology progress.

Further circuit optimization will improve the mixer's performance, and by fabricating a G-FET device with a higher on-off current ratio, said Jan Stake, professor of the research team. "Using a G-FET in this new topology enables us to extend its operation to higher frequencies."

In addition to enabling compact circuits, the G-FET provides potential to reach high frequencies thanks to the high velocity in graphene, and the fact that a subharmonic mixer only requires half the local oscillator (LO) frequency compared to a fundamental mixer. This property is attractive especially at high frequencies (THz) where there is a lack of sources providing sufficient LO-power.

Moreover, the G-FET can be integrated with silicon technology. For example, it is compatible with complementary metal oxide semiconductor (CMOS), and could be used in CMOS electronics for backend processing on a single chip, or other applications.
 

Figure 2. Schematic picture of a subharmonic graphene-FET mixer. The LO and RF signals are fed to the gate and drain terminals, respectively, and the IF signal is extracted from the drain terminal. SOURCE: Chalmers.



The work is published in IEEE Electron Device Letters. Access it here: http://publications.lib.chalmers.se/cpl/record/index.xsql?pubid=146694
 
Swedish Foundation of Strategic Research (SSF) supported the work.
 
Chalmers University of Technology conducts research and offers education in technology, science and architecture with a sustainable future as its global vision. Chalmers is well-known for providing an effective environment for innovation and has eight priority areas of international significance – Built Environment, Energy, Information and Communication Technology, Life Science, Materials Science, Nanoscience and Nanotechnology, Production, and Transportation. Read more about the active research into graphene at Chalmers:
http://www.chalmers.se/en/news/Pages/Millions-in-research-to-take-graphene-out-of-the-lab.aspx

Subscribe to Solid State Technology

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.

Axcelis launches Purion XE high energy implanter

April 30, 2013 Axcelis Technologies, Inc. today announced the introduction of the Purion XE next generation single wafer high energy implanter...

TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS