At IEDM, there are about a dozen papers doing something with various sub-20nm FinFET architectures. In this one, researchers from GlobalFoundries are describing circuit and device interactions in fully depleted FinFETs for ≤14nm targeting future SoC applications. [Paper #4.1: Architecting Advanced Technologies for 14nm and Beyond with 3D FinFET Transistors for the Future SoC Applications" (Invited)]
Easily post a comment below using your Linkedin, Twitter, Google or Facebook account.
Intel’s 22-nm Trigate Transistors Exposed
Lester the Lightbulb vs CFL and LED: The Saga Continues
Intel's (INTC) 2011 earnings, Q1 outlook, and executive reshuffle
Early 450mm orders: Tire-kicking or seat-warming?
IFTLE: MEPTEC 2.5, 3D and beyond
IEDM 2011: IBM displays via-middle TSV process for die stacking
Automated Test Creation for Mixed Signal IP using IJTAG
The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...
|
Faster Time to Root Cause with Diagnosis-Driven Yield Analysis
This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...
|
Innovation in Semiconductor Manufacturing Instrumentation
As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...
|
3D and 2.5D Integration: A Status Report Live EventThis webcast will explore the present status of 2.5 and 3D integration, including TSV formation. |
Article Archive for Solid State Technology.
Print
Email
Save
