Imec performs selective CVD of GeSN

08/26/2011

August 26, 2011 -- Imec performed boron-doped selective epitaxial growth via chemical vapor deposition (CVD) of germanium tin (GeSn) in a production-like environment, using commercially available Ge and Sn precursors. The technique could introduce uniaxial compressive stress in a Ge channel to attain high mobility values in MOSFETs.

The GeSn layers with 8% Sn were defect free, fully strained and thermally stable for temperatures up to 500°C for 10 minutes.

Figure 1. Cross-section TEM and 224 XRD-RSM of fully strained defect-free GeSn layers grown on a Ge substrate.

Germanium could potentially replace Si in pMOSFETs in future semiconductors. Imec's epitaxial growth of GeSn CVD in embedded source/drain areas was demonstrated on a 200mm wafer, and should transfer to 300mm fab environments, the researchers assert.

Imec was able to grow GeSn in a CVD environment using the stable SnCl4 and Ge2H6 as Sn and Ge precursors, respectively. The precursor stability enabled a 40nm GeSn layer without defects (inspected via transmission electron microscopy) on a Ge substrate. X-ray diffraction reciprocal space mapping (XRD-RSM) measurements show that the layer is fully strained.

Figure 2. C-V characteristic of a GeSn capacitor realized by 4nm Al2O3 ALD on GeSn.

In addition, in-situ boron (B) doped GeSn CVD growth was investigated by using a combination of Ge2H6, SnCl4 and B2H6 precursors. B was found to be 100% electrically active in GeSn:B layers grown with a B concentration of 1.7e19cm-3.

The CVD-grown GeSn layer can also be used as a high-mobility channel material on Ge, a possible enabler of Ge-based MOSFETs. First working GeSn capacitors were realized by depositing Al2O3 on the CVD grown GeSn layers. Other application areas include photonics (having indirect-to-direct-bandgap transition expected for about 10% Sn incorporated in monocrystalline GeSn alloys) and photovoltaics (ternary SiGeSn alloys).

Results were published in B. Vincent et al., Microelec. Eng. 88 (2011) 342 and will be available inB. Vincent et al., Electrochem. Soc. Trans. 2011 (accepted for publication).

Imec also recently developed a new method to preferentially deposit silicon germanium (SiGe) via CVD for trench narrowing and via filling through deposition. This technique eliminates lithography/etch and subsequent chemical mechanical polishing (CMP).

Learn more about imec at www.imec.be.

Subscribe to Solid State Technology/Advanced Packaging.

Follow Solid State Technology on Twitter.com via editors Pete Singer, twitter.com/PetesTweetsPW and Debra Vogler, twitter.com/dvogler_PV_semi.

Or join our Facebook group

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS