GLOBALFOUNDRIES: Ready for 20nm semiconductor designs

08/30/2011

August 30, 2011 -- GLOBALFOUNDRIES successfully taped out a 20nm test chip using flows from Cadence Design Systems, Magma Design Automation, Mentor Graphics Corporation, and Synopsys Inc. GLOBALFOUNDRIES customers can now begin evaluating their 20nm semiconductor designs.

Also read: Analyst take: Why Intel/Micron's 20nm NAND flash is a big deal

The four EDA companies demonstrated that their place-and-route (P&R) tools and tech files can support advanced rules for 20nm processes. The flows include library preparation steps for double patterning lithography, which the 20nm test chip required of each EDA partner contributing a large placed and routed design. Other steps included placement, clock tree synthesis, hold fixing, routing and post-route optimization. Prior to tape out, each design was thoroughly validated by GLOBALFOUNDRIES and checked against 20nm sign-off verification decks.

Early collaboration with EDA vendors accelerated the 20nm development and verification cycle, said Mojy Chian, senior vice president of design enablement at GLOBALFOUNDRIES. GloFo will continue to enhance the design enablement support for the 20nm node.

GLOBALFOUNDRIES worked with each of the EDA suppliers to include the necessary setup and support for technology and mapping files. The flow will also demonstrate foundry support for extraction, static timing analysis and physical verification. GLOBALFOUNDRIES will make the design, libraries, and complete vendor flow scripts available to customers.

20nm adds "several advanced manufacturing rules" that require early collaboration with foundry partners, said Chi-Ping Hsu, senior vice president, Research and Development, Silicon Realization Group at Cadence Design Systems. Premal Buch, general manager of Magma's Design Implementation Business Unit, says several customers that are successful at the 28nm node are now evaluating 20nm. It is important to offer "options and capabilities" for the 20nm node, added Joseph Sawicki, VP, Design to Silicon Division, Mentor Graphics, for users to optimize silicon designs. Bijan Kiani, VP of product marketing at Synopsys, notes that the Synopsys 20nm solution uses some of the EDA company's most advanced tools and technologies.

GLOBALFOUNDRIES is a full-service semiconductor foundry with a global manufacturing and technology footprint. For more information on GLOBALFOUNDRIES, visit http://www.globalfoundries.com.

Subscribe to Solid State Technology

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS