Developing new processes to support silicon photonics

08/09/2011

August 9, 2011 - Arlon Martin, VP of marketing, government contracts, and industry relations at Kotura, discusses the changes in processes that fabs will have to make when integrating silicon photonics onto chips to support optical circuits in a podcast interview with SST senior technical editor Debra Vogler. Such optical process modules will have to support waveguides at very low loss, as well as wavelength multiplexers/demultiplexers, modulation of the light, detection of the light, and other functions (e.g., variable optical attenuators, monitors, etc.), he said. When optical interconnects that use silicon photonics replace copper wires, the result is increased processing speed and reduced heat and energy consumption.




Examples of silicon photonics devices are shown in the figures below. In Fig. 1, the 500Gbs Tx chip couples to three bars of lasers (each bar has 4 lasers). All 12 lasers transmit at a different frequency of light. The 12 channels of light are combined by the fan-shaped reflector grating (mirror) in the upper left quadrant of the chip. The output waveguide (middle left) has all 12 channels on a single waveguide so that the chip can be connected to a single fiber.


Figure 1: A 500Gbs Tx chip. (Source: Kotura)


The Rx chip shown in Fig. 2 is the reverse of the Tx chip. The input fiber on the left contains 12 channels. When the signal from these channels hits the reflector in the upper left, they are demultiplexed into 12 channels. Detectors are attached to the chip on the right side, one for each channel.


Figure 2: A 500Gbs Rx chip. (Source: Kotura)


In the interview, Martin also provides details of how packaging processes and testing will have to change to accommodate silicon photonics. Though some silicon photonics devices are already in volume manufacturing (e.g., 100Gbit Ethernet transceivers, active optical cables, etc.), what will happen in the next several years, said Martin, is that transceiver chips will become more and more powerful in terms of performance. These chips will use less electricity and become more pervasive in the market space.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS