The-evolution-of-a-memory-revolution

04/05/2011

By Debra Vogler, senior technical editor

April 5, 2011 -- Sharon Holt, SVP/GM, Semiconductor Business Group, Rambus Inc., opened up the GSA Memory Conference (3/31/11, San Jose, CA) by making the case for a kind of evolutionary revolution in memory -- one that essentially unifies the memory requirements of PCs/servers as well as smart phones/tablets. In a podcast interview, Holt briefly summarized the kinds of innovations Rambus has made with respect to signaling, power management, and clocking and threading -- all of which can be done without changing the semiconductor industry's infrastructure.    

Click to EnlargeListen to Holt's interview:  Download or Play Now

Click to Enlarge
Figure 1. Innovations: performance and power efficiency. Very low-swing differential signaling improves signal integrity, reduces active power, and enables higher data rates. FlexClocking architecture and advanced power state management reduces DRAM cost and complexity, power state transition times, and standby and overall power.

Holt says that continuing to increase the speeds of LPDDR while staying in the tight power envelope required by both sets of memory requirements (PCs/servers and tablets/smart phones) can be a way to buy the industry more time before moving to the more revolutionary wide I/O memory with through silicon via (TSV) solution. Wide I/O interconnects would involve new infrastructure and financial considerations (liability issues -- who owns what, when yield goes south) said Holt.

Click to Enlarge

The FlexLink command/access (C/A) improves memory parallelism for multi-core processing, enables higher data rates, and improves memory system scalability.

 

 

The micro-threaded memory core improves data throughput, reduces memory resource contention, and enables finer access granularity.

Figure 2. Innovations: throughput.

By taking the evolutionary path, the industry will be able to work out the technical, infrastructure, and standards issues that go hand-in-hand with disruptive technologies.

 

Click to Enlarge
  • Data rates of 3.2 to 4.3Gbps. 
  • 12.8 to 17GB/s from one x32 device.
  • Up to 4 devices per PoP.
  • 2.2mW/Gbps
  • Fastest power state transitions
  • 1/3 pin count vs. LPDDR2
  • Uses existing infrastructure

Figure 3. Architectural solution for mobile memory. Mobile XDR memory is tailored for compact package on package (PoP) implementations.

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS