Analyst take: Why Intel/Micron's 20nm NAND flash is a big deal

April 15, 2011 - Intel and Micron have pushed the NAND flash pin a little farther down the road, introducing a 20nm version of an 8GB multilevel cell device. The 118mm2 device provides ~50% more GB capacity with "similar performance and endurance" as the 25nm version, and reduces up to 40% board space (depending on package design). The 20nm 8GB device is now sampling with a planned production ramp in 2H11 in the second half of 2011, at which point they'll start sampling a 16GB version. (That would mean up to 128GB of capacity in a single postage-stamp-sized solid-state storage device.)

More than a year ago IM Flash disclosed its 25nm multilevel NAND flash device, and showed it off at December's IEDM, giving a standing-room-only crowd a peek under the hood. It's been a one-upmanship battle with Toshiba/SanDisk, which in August 2010 showed a 24nm NAND flash 8GB chip (promising 32Gb and 3bit/cell versions), and days ago debuted a 24nm version of its SmartNAND embedded memory.

Analyst take

Micron's 20nm shrink has been disclosed for a couple of months, and without the fanfare of its 25nm announcement, notes Objective Analysis' Jim Handy. But there are numerous reasons why this really is a big deal:

  • It further extends the conventional floating-gate process, where the rest of the industry have been prepping a changeover to charge-trapping. A few years ago (~2003) Intel like others doubted that NAND flash could scale past the 60nm node, "and that the industry would have to move to some new technology like PCM, RRAM, MRAM, or something else," Handy says -- and now we're "a full four process nodes beyond that point."

  • No other semiconductor technology is being manufactured using 20nm process technology, by anyone, for any type of chip. "Neither Intel Nor Micron made a big deal out of this, yet it is quite a big deal," says Handy. "Just as IMFT moved to 25nm while its competitors were phasing in their 35nm designs, the JV will now be phasing in 20nm while competition is transitioning into 25nm."

  • Manufacturing costs for the 20nm NAND should be around $0.33/GB at production volumes -- vs. ~$0.50/GB for the 25nm part, and just under $1/GB for the 34nm devices. That's a nice margin for NAND flash memory that's currently selling for ~$1/GB, Handy notes. And if industry watchers are correct, a NAND flash oversupply is coming later this year which will send prices lower, so IMFT's move to a lower cost structure will pay off.

  • IMFT's "aggressive stance" is more than a technological achievement -- it's also a psychological play, sending the message to the market that they'll stay in the lead and thwart other NAND chip suppliers, Handy suggests. "Why would OEMs buy a low-endurance part from a competitor when they can purchase standard-endurance parts from Intel and Micron?" (SanDisk might be an exception since it also sells cards and USB drives, he notes.)

 

Click to Enlarge
Comparison of two 32Gb IM Flash 34nm die, vs. one 64Gb (8GB) die on 25nm and new 20nm processes. (Source: Intel/Micron)

 

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.


VIDEOS

Electroiq 2 EIQ2

NEW PRODUCTS

Spectra-Physics introduces industrial picosecond laser

May 10, 2013 Spectra-Physics, a Newport Corporation brand, introduces Spirit ps 1040-10, an industrial-grade picosecond laser for precision ...

Multitest announces ecoAmp for high-power applications

May 8, 2013 Multitest announces that its ecoAmp high power Kelvin contactor successfully passed a challenging evaluation for an automotive ...

EV Group rolls out EVG120 processing system

May 7, 2013 EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, t...

Quartz Imaging introduces automated measurement for semiconductor images

April 30, 2013

It can be very time-consuming for engineers to measure the various features of an X-SEM image of a semiconductor device.


TECHNOLOGY PAPERS

Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are...

Flip Chip Devices get Flat and Happy

Thin is definitely in, but what our modern flip chip devices really want is to be flat and happy! As flip chip die have become increasingly thinner in recent...

WEBCASTS

Surface Cleaning and Preparation

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL...

450mm Status Report

Hear from the G450C General Manager, Paul Farrar Jr., on the current status of activities, key milestones and schedules, and imec’s senior business...

SUBSCRIBE

LATEST ISSUE

05/01/2013
Volume 56, Issue 3

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS