SPIE takeaway: Updated litho shipments, and EUV-delay misinterpretations

03/02/2010

March 2, 2010 - Barclays Capital's CJ Muse came away from SPIE with the message that litho demand is strong, with a "heightened focus on EUV" due to increased costs associated with double patterning.

Muse's new projections for lithography tool unit shipments: 211 units (up from 202 units) -- about half of those (105) being immersion tools, up from 100, with three more headed to Samsung, plus one to Intel and another to Winbond. "The game in town still remains immersion," he writes in a research note.

Another interesting update from SPIE is "subdued" demand for KrF tools -- Muse sees only Intel, SEC, and TSM placing volume orders, and he expects three extra shipments this year.

Analyzing the competition for Intel's 22nm node, Muse says his checks show ASML "has been designed into at least two layers," which would translate roughly to around 40% share, vs. 60% share for Nikon.

Looking at lasers, Muse projects Cymer unit shipments to be flat this year at 69 units, with 63% share in immersion; that's down from 67% a year ago, though he suggests extra business at Intel could bring that number up slightly.

The debate over EUV continues, Muse says. Self-aligned double patterning (SADP) "is a proven technology" while EUV "is still in development with critical issues such as source, resist, and mask." And immersion with SADP is said to be extendible to 16nm using pitch-splitting and line-cutting; and Intel has suggested it could push back its timetable for EUV from the 16nm node to 11nm.

That perceived delay in EUV is the wrong interpretation, however, Muse asserts. Intel's half-pitch progression "is well behind NAND and DRAM, so they can afford to delay," he writes. And while NAND's more 1D nature lends itself better to SADP, DRAM "uses far more critical layers, and here is where we expect the industry to drive adoption of EUV," he writes. Plus with ASML still saying EUV tools will be ready for volume production in 2012, "the debate will continue."

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 

LIVE NEWS FEED

There is no current content available.


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS