EV Group uncrates NIL stepper for micro-optics, nano R&D

07/13/2009

July 13, 2009 - EV Group has unveiled a next-generation UV-nanoimprint lithography (NIL) step and repeat system eyeing use for microelectronics applications including optics/image sensors, lens arrays, and certain R&D nanoelectronics processes.

The EFG 770 Gen II NIL stepper offers vacuum imprinting (<50 mbar) on a spun-on polymer layer to eliminate defect issues caused by trapped air bubbles, which results in better pattern fidelity. Optical sensors align the stamp and wafer into parallelism for contact-free wedge compensation. A noncontact bearing system reduces particle contamination associated with chuck movement. System accuracy is within ±500nm, with <35nm overlay accuracy demonstrated on a test setup system. Load-cell measurement of embossing/de-embossing force improves imprint uniformity and process reliability, allowing for real-time in-situ characterization of resists (it can handle viscosities from 1 to several 1000mPas) and anti-sticking layers. Substrate loading/ unloading is fully automated from FOUP or SMIF pods; automated template loading is standard on all systems.

A main market for UV-NIL is micro-optics, e.g., full-wafer lens micromolding of CMOS image sensors for wafer-level cameras. Using UV-NIL, a master can be replicated across the substrate to produce a full-wafer lens micromold, which offers significant yield and cost advantages vs. other mastering processes like micromachining, photoresist reflow, LIGA, and e-beam writing, the company explained. Other markets also show potential, micro-lens arrays, waveguides, ring resonators, and R&D nanoelectronics processes for dual damascene and contact holes.



High-resolution features (70nm lines and 130nm space) imprinted on an EVG 770. (Source: EV Group [images from LETI/LTM])

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS