NIST: NIL actually improves nanoporous layers

04/30/2008


Apr. 30, 2008 - NIST says its work has helped resolve whether nanoimprint lithography (NIL) can accurately stamp delicate insulating structures without damage -- and in fact makes them better.

One candidate for a semiconductor insulator is spin-on organisilicate glass, a porous glassy material applied as a thin fluid film; when heated it turns into a thin glass film laced with nanopores to enhance electrical insulation. Whereas conventional photoresist etching processes can compromise the delicate material, NIL could pattern SOG layers with wiring trenches, and eliminate litho steps by patterning the film accurately without destroying the lacework, NIST claims.

Last fall NIST published a paper in Advanced Materials addressing the patterning issue, showing that NIL used on functional SOG material could transfer patterns with <100nm detail and minimal distortion due to processing.

Now, in another paper being published in Advanced Materials, NIST scientists claim they extend the effect of the embossing process on the nanopore structure in the glass. Using a combination of techniques to measure nanopore distribution in the insulator, they found that the NIL embossing process actually increases the population of small pores, improving performance, reducing population of larger pores, and creating a thin, dense protective skin across the material's surface.


Electron micrograph shows a cross-section of a typical SOG microcircuit feature (color added for clarity). Nanoporous regions in the interior are lighter. The process forms a dense, stronger skin ~2nm thick on the outside. (Source: NIST)


Together, NIST says, these two papers suggest that NIL "can produce superior nanoporous insulator layers in advanced semiconductor devices with significantly fewer—and easier—processing steps than conventional lithography."

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS