IMEC, Infineon targeting nitride-based flash memory

10/19/2005

October 19, 2005 - European R&D consortium IMEC and chipmaker Infineon Technologies AG have developed a new profiling technique for extracting charge profiles in nitride-based nonvolatile flash memory (NVM), which will allow the technology to compete broadly against traditional flash memory for standalone code and data storage, as well as in embedded applications.

Process simplicity and highly localized charge-trapping mechanism in nanoscale material defects have drawn interest in nitride-based NVM, which is seen to be potentially more scalable than the conventional floating gate approach used in current flash memories. However, nitride-based NVM requires hot holes for erasing, which causes accumulation of residual charges during write/erase cycles, and results in reliability problems including a "window walkout effect" (i.e., unstable threshold voltage) and degradation of retention after cycling. IMEC and Infineon say they've developed a new profiling technique that allows for independent extraction of both electron and hole distributions, optimizing write and erase voltages and resulting in 100% matching of carrier profiles -- after one write/erase cycle, the "window walkout effect" disappears completely, and retention after cycling remains identical to retention of a fresh device.

The technique also offers a smaller periphery (verify may be skipped, and erase voltage is lower), and further channel length scaling is possible through sharper distributions. IMEC and Infineon said the nitride-based NVM process opens inroads into high-cycle (1 million cycles have been demonstrated without verification) and high-retention applications (e.g., standalone code storage and automotive microcontrollers).

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 

LIVE NEWS FEED

There is no current content available.


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS