Researchers extend thermal nanolithography process

08/30/2004

August 30, 2004 - Researchers from the Georgia Institute of Technology and Naval Research Laboratory have improved upon a method to directly write nanometer-scale patterns onto various surfaces.

The "thermal dip pen nanolithography" technique is an extension of dip pen nanolithography used with atomic force microscopy (AFM), in which probe tips are coated with liquid ink that flows onto a surface to make patterns where the tip makes contact. The new technique uses easily melted solid inks and AFP probes with built-in heaters that essentially switch the writing on and off, so that the AFM tips can both sense surface patterns and write new ones. For solid inks, the researchers started by using octadecylphosphonic acid, which melts at 100 degrees C, and have moved on to other solders and polymers; using organic materials, they hope to produce a working semiconductor device by the end of this year.

So far the scientists have produced 90nm-wide lines, and claim the thermal dip pen could produce features as small as 10nm. Applications include semiconductor patterning with features smaller than available with light-based lithography; nanoscale soldering iron for repairing circuitry; and further research into nanotechnology phenomena.

The research also could extend into vacuum environments -- typical liquid-based inks would evaporate, but solid inks would bond to features, allowing them to be more compatible with conventional chip manufacturing processes, according to Lloyd Whitman, head of the Surface Nanoscience and Sensor Technology Section at the Naval Research Labs in Washington, DC.

"There are significant questions about how you define temperature at this size scale," said William King, assistant prof. in Georgia Tech's School of Mechanical Engineering. "This technology is helping us understand the science of nanoscale heat flow."

Font Sizes:

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


VIDEOS

Electroiq 2 EIQ2

TECHNOLOGY PAPERS

Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...

WEBCASTS

Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012

SUBSCRIBE

LATEST ISSUE

Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS